|
XR16M2551 Datasheet, PDF (27/51 Pages) Exar Corporation – HIGH PERFORMANCE LOW VOLTAGE DUART WITH 16-BYTE FIFO AND POWERSAVE FEATURE | |||
|
◁ |
XR16M2551
REV. 1.0.2
HIGH PERFORMANCE LOW VOLTAGE DUART WITH 16-BYTE FIFO AND POWERSAVE FEATURE
IER[6]: RTS# Output Interrupt Enable (requires EFR bit-4=1)
⢠Logic 0 = Disable the RTS# interrupt (default).
⢠Logic 1 = Enable the RTS# interrupt. The UART issues an interrupt when the RTS# pin makes a transition
from low to high.
IER[7]: CTS# Input Interrupt Enable (requires EFR bit-4=1)
⢠Logic 0 = Disable the CTS# interrupt (default).
⢠Logic 1 = Enable the CTS# interrupt. The UART issues an interrupt when CTS# pin makes a transition from
low to high.
4.4 Interrupt Status Register (ISR) - Read-Only
The UART provides multiple levels of prioritized interrupts to minimize external software interaction. The
Interrupt Status Register (ISR) provides the user with six interrupt status bits. Performing a read cycle on the
ISR will give the user the current highest pending interrupt level to be serviced, others are queued up to be
serviced next. No other interrupts are acknowledged until the pending interrupt is serviced. The Interrupt
Source Table, Table 11, shows the data values (bit 0-5) for the interrupt priority levels and the interrupt sources
associated with each of these interrupt levels.
4.4.1 Interrupt Generation:
⢠LSR is by any of the LSR bits 1, 2, 3 and 4.
⢠RXRDY is by RX trigger level.
⢠RXRDY Time-out is by a 4-char plus 12 bits delay timer.
⢠TXRDY is by TX trigger level or TX FIFO empty.
⢠MSR is by any of the MSR bits 0, 1, 2 and 3.
⢠Receive Xoff/Special character is by detection of a Xoff or Special character.
⢠CTS# is when its transmitter toggles the input pin (from LOW to HIGH) during auto CTS flow control.
⢠RTS# is when its receiver toggles the output pin (from LOW to HIGH) during auto RTS flow control.
⢠Wake-up Indicator is when the UART comes out of sleep mode.
4.4.2 Interrupt Clearing:
⢠LSR interrupt is cleared by a read to the LSR register.
⢠RXRDY interrupt is cleared by reading data until FIFO falls below the trigger level.
⢠RXRDY Time-out interrupt is cleared by reading RHR.
⢠TXRDY interrupt is cleared by a read to the ISR register or writing to THR.
⢠MSR interrupt is cleared by a read to the MSR register.
⢠Xoff interrupt is cleared by a read to ISR or when Xon character(s) is received.
⢠Special character interrupt is cleared by a read to ISR or after the next character is received.
⢠RTS# and CTS# flow control interrupts are cleared by a read to the MSR register.
⢠Wake-up Indicator is cleared by a read to the ISR register.
27
|
▷ |