82C862 Datasheet, PDF (36/51 Pages) List of Unclassifed Manufacturers – FireLink USB Dual Controller Quad Port USB

FireLink USB
82C862
7
6
5
4
3
2
1
0
MEMOFST 20h-23h
HcControlHeadED Register
Bits [31:0] correspond to: 20h = [7:0], 21h = [15:8], 22h = [23:16], 23h = [31:24].
- Bits [3:0] Reserved
- Bits [31:4] Pointer to current Control List Head End Descriptor
Default = 00h
MEMOFST 24h-27h
HcControlCurrent ED
Bits [31:0] correspond to: 24h = [7:0], 25h = [15:8], 26h = [23:16], 27h = [31:24].
- Bits [3:0] Reserved
- Bits [31:4] Pointer to current End Descriptor in Control List
MEMOFST 28h-2Bh
HcBulkHeadED Register
Bits [31:0] correspond to: 28h = [7:0], 29h = [15:8], 2Ah = [23:16], 2Bh = [31:24].
- Bits [3:0] Reserved
- Bits [31:4] Pointer to current Bulk List Head End Descriptor in Control List
Default = 00h
Default = 00h
MEMOFST 2Ch-2Fh
HcBulkCurrentED Register
Bits [31:0] correspond to: 2Ch = [7:0], 2Dh = [15:8], 2Eh = [23:16], 2Fh = [31:24].
- Bits [3:0] Reserved
- Bits [31:4] Pointer to current Bulk List End Descriptor
Default = 00h
MEMOFST 30h-33h
HcDoneHead Register
Bits [31:0] correspond to: 30h = [7:0], 31h = [15:8], 32h = [23:16], 33h = [31:24].
- Bits [3:0] Reserved
- Bits [31:4] Pointer to current Done List Head End Descriptor
Default = 00h
MEMOFST 34h-37h
HcFmInterval Register
Default = 2EDFh
Bits [31:0] correspond to: 34h = [7:0], 35h = [15:8], 36h = [23:16], 37h = [31:24].
- Bits [13:0] Frame Interval - These bits specify the length of a frame as (bit times Ð 1). For 12,000 bit times in a frame, a value of
11,999 is stored here. (Default = 2EDFh)
- Bits [15:14] Reserved
- Bits [30:16] FS Largest Data Packet: These bits specify a value which is loaded into the Largest Data Packet Counter at the beginning
of each frame.
- Bit 31
Frame Interval Toggle - This bit is toggled by HCD whenever it loads a new value into the Frame Interval bits (bits [13:0]).
MEMOFST 38h-3Bh
HcFrameRemaining Register
Default = 00h
Bits [31:0] correspond to: 38h = [7:0], 39h = [15:8], 3Ah = [23:16], 3Bh = [31:24].
- Bits [13:0]
Frame Remaining (RO) - This 14-bit decrementing counter is used to time a frame. When the HC is in the USB Operational
state, the counter decrements each 12MHz clock period. When the count reaches 0, the end of a frame has been reached.
The counter reloads with Frame Interval (MEMOFST 34h[13:0]) at that time. In addition, the counter loads when the HC
transitions into the USB Operational state.
- Bits [30:14] Reserved
- Bit 31
Frame Remaining Toggle (RO) - This bit is loaded with Frame Interval Toggle (MEMOFST 34h[31]) when Frame
Remaining (bits [13:0]) is loaded.
MEMOFST 3Ch-3Fh
HcFmNumber Register
Default = 00h
Bits [31:0] correspond to: 3Ch = [7:0], 3Dh = [15:8], 3Eh = [23:16], 3Fh = [31:24].
- Bits [15:0] Frame Number (RO) - This 16-bit incrementing counter is incremented coincident with the load of Frame Remaining
(MEMOFST 38h[13:0]). The count will roll over from FFFh to 0h.
- Bits [31:16] Reserved
®
Page 32
912-2000-030
Revision: 1.0