BC352239A Datasheet, PDF (82/116 Pages) List of Unclassifed Manufacturers – BlueCore 3-Multimedia External

Device Terminal Descriptions
8.8.17 PCM Timing Information
Symbol
f_mclk
-
t_mclkh(1)
t_mclkl(1)
-
t_dmclksynch
t_dmclkpout
t_dmclklsyncl
t_dmclkhsyncl
t_dmclklpoutz
t_dmclkhpoutz
t_supinclkl
t_hpinclkl
Parameter
Min
PCM_CLK frequency
4MHz DDS generation.
Selection of frequency is
programmable, see
-
Table 8.7
48MHz DDS generation.
Selection of frequency is
programmable, see
2.9
Table 8.8 and
Section 8.8.19
PCM_SYNC frequency
-
PCM_CLK high
4MHz DDS generation
980
PCM_CLK low
4MHz DDS generation
730
PCM_CLK jitter
48MHz DDS generation
Delay time from PCM_CLK high to PCM_SYNC
high
-
Delay time from PCM_CLK high to valid PCM_OUT
-
Delay time from PCM_CLK low to PCM_SYNC low
(Long Frame Sync only)
-
Delay time from PCM_CLK high to PCM_SYNC low
-
Delay time from PCM_CLK low to PCM_OUT high
impedance
-
Delay time from PCM_CLK high to PCM_OUT high
impedance
-
Set-up time for PCM_IN valid to PCM_CLK low
30
Hold time for PCM_CLK low to PCM_IN invalid
10
Table 8.5: PCM Master Timing
Typ
128
256
512
8
-
-
-
-
-
-
-
-
-
-
Max
-
-
-
21
20
20
20
20
20
20
-
-
Unit
kHz
kHz
kHz
ns
ns
ns pk-pk
ns
ns
ns
ns
ns
ns
ns
ns
Note:
(1) _{Assumes normal system clock operation. Figures will vary during low power modes, when system clock}
speeds are reduced.
BC352239A-ds-001Pc
© Cambridge Silicon Radio Limited 2004
Production Information
Page 82 of 116