PT7A4410 Datasheet, PDF (7/34 Pages) List of Unclassifed Manufacturers – T1/E1/OC3 System Synchronizer

Data Sheet
PT7A4410/4410L
T1/E1/OC3 System Synchronizer
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Functional Description
Overall Operation
The PT7A4410/4410L is a multitrunk synchronizer that pro-
vides the clock and frame signals for T1 and E1 primary rate
digital transmission links, and STS-3/OC3 links.
Feedback Frequency Select MUX
The feedback frequency is selected by FS1 and FS2 (as shown
in Table 3) to match the particular incoming reference fre-
quency (1.544MHz, 2.048MHz or 8kHz). A reset (RST) must
be performed after every frequency select input change.
Table 3. Feedback Frequency Selection
It basically consists of the Clock Generator, Mode/State Con-
FS2
FS1
trol Machine, Time Interval Error (TIE) Corrector, Digital Phase-
Locked Loop (DPLL), Analog Phase- Locked Loop (APLL),
0
0
Input Impairment Monitor and Output Interface Circuit.
0
1
Input Frequency
Reserved
8kHz
The DPLL circuit provides synchronization of the output sig-
1
0
nals with any given input reference signal, and the TIE circuit
ensures phase continuity whenever the input reference signal
1
1
source is changed.
1.544MHz
2.048MHz
Referring to the block diagram on Page 3, the detailed func-
tions of the PT7A4410/4410L are described as follows.
Time Interval Error (TIE) Corrector
Master Clock
The PT7A4410/4410L uses either an external clock source or
an external crystal and a few discrete components with its
internal oscillator as the master clock.
Reference Select MUX
The PT7A4410/4410L accepts two independent reference sig-
nals, the primary reference and secondary reference. Either
one of them is selected by the Reference Select MUX circuit
and sent to the TIE circuit. The selection is decided according
to the availability and quality of the reference signals, the
mode operation, and State. Refer to Tables 3, 6 and 7.
The purpose of the TIE corrector is to allow the phase of the
output signals to be constant while switching between two
mutually incoherent reference signal input sources. Whenever
a new input reference signal is selected, the TIE corrector mea-
sures the phase difference between it and the feedback signal
and aligns them using a variable delay circuit. Thus, the TIE
Corrector output a virtual reference input signal for the DPLL
that has the same phase as it had for the previous reference
signal input source. Thus, the PT7A4410/4410L provides a
totally seamless (“glitch-free”) transition from one reference
signal to another. The TIE Corrector diagram is shown in Fig-
ure 3.
Figure 3. TIE Corrector
TCLR
PRI or SEC
From
Select MUX
Comparing
Circuit
Delay Value
Programmable
Delay
Circuit
Virtual Reference
Signal
To DPLL
PT0106(09/02)
Feedback Signal
From
Frequency Select MUX
TIE Corrector Enable
From
Mode/State Machine
7
Ver:0