English
Language : 

CY8C3245LTI-144T Datasheet, PDF (76/128 Pages) Cypress Semiconductor – Programmable System-on-Chip (PSoC®)
PSoC® 3: CY8C32 Family Data Sheet
11.4 Inputs and Outputs
Specifications are valid for –40 °C  TA  85 °C and TJ  100 °C, except where noted. Specifications are valid for 1.71 V to 5.5 V,
except where noted. Unless otherwise specified, all charts and graphs show typical values.
When the power supplies ramp up, there are low-impedance connections between each GPIO pin and its VDDIO supply. This causes
the pin voltages to track VDDIO until both VDDIO and VDDA reach the IPOR voltage, which can be as high as 1.45 V. At that point, the
low-impedance connections no longer exist and the pins change to their normal NVL settings.
11.4.1 GPIO
Table 11-9. GPIO DC Specifications
Parameter
Description
Conditions
Min
Typ
VIH
Input voltage high threshold
VIL
Input voltage low threshold
VIH
Input voltage high threshold
VIH
Input voltage high threshold
VIL
Input voltage low threshold
VIL
Input voltage low threshold
VOH
Output voltage high
VOL
Output voltage low
Rpullup Pull-up resistor
CMOS Input, PRT[×]CTL = 0 0.7  VDDIO –
CMOS Input, PRT[×]CTL = 0
–
–
LVTTL Input, PRT[×]CTL = 0.7 × VDDIO –
1, VDDIO < 2.7 V
LVTTL Input, PRT[×]CTL =
2.0
–
1, VDDIO  2.7V
LVTTL Input, PRT[×]CTL =
–
–
1, VDDIO < 2.7 V
LVTTL Input, PRT[×]CTL =
–
–
1, VDDIO  2.7V
IOH = 4 mA at 3.3 VDDIO
VDDIO – 0.6 –
IOH = 1 mA at 1.8 VDDIO
VDDIO – 0.5 –
IOL = 8 mA at 3.3 VDDIO
–
–
IOL = 4 mA at 1.8 VDDIO
–
–
IOL = 3 mA at 3.3 VDDIO
–
–
3.5
5.6
Rpulldown Pull-down resistor
3.5
5.6
IIL
Input leakage current (absolute value)[36]]
25 °C, VDDIO = 3.0 V
–
–
CIN
Input capacitance[36]
GPIOs not shared with
–
4
opamp outputs, MHz ECO or
kHzECO
GPIOs shared with MHz
ECO or kHzECO[37]
–
5
VH
Idiode
Rglobal
Rmux
Input voltage hysteresis (Schmitt-Trigger)[36]
GPIOs shared with opamp
outputs
Current through protection diode to VDDIO and
VSSIO
Resistance pin to analog global bus
25 °C, VDDIO = 3.0 V
Resistance pin to analog mux bus
25 °C, VDDIO = 3.0 V
–
–
–
40
–
–
–
320
–
220
Max
–
0.3 VDDIO
–
–
0.3 × VDDIO
0.8
–
–
0.6
0.6
0.4
8.5
8.5
2
7
7
18
–
100
–
–
Units
V
V
V
V
V
V
V
V
V
V
V
k
k
nA
pF
pF
pF
mV
µA


Notes
36. Based on device characterization (Not production tested).
37. For information on designing with PSoC oscillators, refer to the application note, AN54439 - PSoC® 3 and PSoC 5 External Oscillator.
Document Number: 001-56955 Rev. *Y
Page 76 of 128