S25FS064S Datasheet, PDF (108/147 Pages) Cypress Semiconductor – 64 Mbit (8 Mbyte), 1.8-V FS-S Flash

PRELIMINARY
S25FS064S
This command is also supported in QPI mode. In QPI mode the instruction and address is shifted in on IO0-IO3.
Figure 11.50 Sector Erase (SE D8h or 4SE DCh) QPI Mode Command Sequence
CS#
SCLK
IO0
4
0
A-3
4
0
IO1
5
1
A-2
5
1
IO2
6
2
A-1
6
2
IO3
7
3
A
7
3
Phase
Instructtion
Address
Note:
1. A = MSB of address = A23 for SE D8h with CR2V[7]=0, or A31 for SE D8h with CR2V[7]=1 or 4SE DCh
11.6.3 Bulk Erase (BE 60h or C7h):
The Bulk Erase (BE) command sets all bits to 1 (all bytes are FFh) inside the entire flash memory array. Before the BE command
can be accepted by the device, a Write Enable (WREN) command must be issued and decoded by the device, which sets the Write
Enable Latch (WEL) in the Status Register to enable any write operations.
CS# must be driven into the logic high state after the eighth bit of the instruction byte has been latched in on SI/IO0. This will initiate
the erase cycle, which involves the pre-programming and erase of the entire flash memory array. If CS# is not driven high after the
last bit of instruction, the BE operation will not be executed.
As soon as CS# is driven into the logic high state, the erase cycle will be initiated. With the erase cycle in progress, the user can
read the value of the Write-In Progress (WIP) bit to determine when the operation has been completed. The WIP bit will indicate a
“1” when the erase cycle is in progress and a “0” when the erase cycle has been completed.
A BE command can be executed only when the Block Protection (BP2, BP1, BP0) bits are set to “0” s. If the BP bits are not zero, the
BE command is not executed and E_ERR is not set. The BE command will skip any sectors protected by the DYB or PPB and the
E_ERR status will not be set.
CS#
SCK
SI_IO0
SO_IO1-IO3
Phase
Figure 11.51 Bulk Erase Command Sequence
7
6
5
4
3
2
1
0
Instruction
This command is also supported in QPI mode. In QPI mode the instruction is shifted in on IO0-IO3.
CS#
SCLK
IO0
IO1
IO2
IO3
Phase
Figure 11.52 Bulk Erase Command Sequence QPI Mode
4
0
5
1
6
2
7
3
Instruction
Document Number: 002-03631 Rev. *C
Page 108 of 147