English
Language : 

CS42888 Datasheet, PDF (37/61 Pages) Cirrus Logic – 108 dB, 192 kHz 4-In, 8-Out CODEC
CS42888
side of the board as the CS42888 to minimize inductance effects. All signals, especially clocks, should be
kept away from the ADC/DAC_FILT+, VQ pins in order to avoid unwanted coupling into the modulators. The
ADC/DAC_FILT+ and VQ decoupling capacitors, particularly the 0.1 µF, must be positioned to minimize the
electrical path from ADC/DAC_FILT+ and AGND. The CDB42448 evaluation board demonstrates the opti-
mum layout and power supply arrangements.
For optimal heat dissipation from the package, it is recommended that the area directly under the part be
filled with copper and tied to the ground plane. The use of vias connecting the topside ground to the back-
side ground is also recommended.
DS717F1
37