English
Language : 

AMC6821 Datasheet, PDF (44/47 Pages) Burr-Brown (TI) – Analog Monitor and Control Circuit
AMC6821
SBAS386A – MAY 2006 – REVISED MAY 2006
TACH Low Limit Register
www.ti.com
TACH-Low-Limit-LByte Register (Address 0x10, Power-On Default = 0xFF)
Bit 7 (MSB)
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0 (LSB)
TACH-Low-Limit7 TACH-Low-Limit6 TACH-Low-Limit5 TACH-Low-Limit4 TACH-Low-Limit3 TACH-Low-Limit2 TACH-Low-Limit1 TACH-Low-Limit0
Bit 7 (MSB)
TACH-Low-
Limit15
TACH-Low-Limit-HByte Register (Address 0x11, Power-On Default = 0xFF)
Bit 6
TACH-Low-
Limit14
Bit 5
TACH-Low-
Limit13
Bit 4
TACH-Low-
Limit12
Bit 3
TACH-Low-
Limit11
Bit 2
TACH-Low-
Limit10
Bit 1
TACH-Low-
Limit9
Bit 0 (LSB)
TACH-Low-
Limit8
Bits [TACH-Low-Limit15:TACH-Low-Limit0] are the value that corresponds to the predetermined minimum
allowable fan speed (RPM). If the value of the TACH data register is greater than this bound, the fan speed is
below the minimum allowed RPM.
TACH High Limit Register
Bit 7 (MSB)
TACH-High-
Limit7
TACH-High-Limit-LByte Register (Address 0x12, Power-On Default = 0x00)
Bit 6
TACH-High-
Limit6
Bit 5
TACH-High-
Limit5
Bit 4
TACH-High-
Limit4
Bit 3
TACH-High-
Limit3
Bit 2
TACH-High-
Limit2
Bit 1
TACH-High-
Limit1
Bit 0 (LSB)
TACH-High-
Limit0
Bit 7 (MSB)
TACH-High-
Limit15
TACH-High-Limit-HByte Register (Address 0x13, Power-On Default = 0x00)
Bit 6
TACH-High-
Limit14
Bit 5
TACH-High-
Limit13
Bit 4
TACH-High-
Limit12
Bit 3
TACH-High-
Limit11
Bit 2
TACH-High-
Limit10
Bit 1
TACH-High-
Limit9
Bit 0 (LSB)
TACH-High-
Limit8
Bits [TACH-High-Limit15:TACH-High-Limit0] are the value that corresponds to the predetermined maximum
allowable fan speed (RPM). If the value of the TACH data register is smaller than this bound, the fan speed is
above the maximum allowed RPM.
44
Submit Documentation Feedback