EP7309 Datasheet, PDF (41/46 Pages) Cirrus Logic – HIGH PERFORMANCE LOW POWER SYSTEM ON CHIP ENHANCED DIGITAL AUDIO INTERFACE

EP7309
High-Performance, Low-Power System on Chip
Table V. JTAG Boundary Scan Signal Ordering (Continued)
LQFP TFBGA PBGA
Pin No. Ball
Ball
Signal
Type Position
201
A7
D6
202
B7
B4
204
C7
E6
205
A6
A3
206
B6
D5
207
C6
B3
208
A5
A2
nMWE
nMOE
nCS[0]
nCS[1]
nCS[2]
nCS[3]
nCS[4]
O
358
O
360
O
362
O
364
O
366
O
368
O
370
1) See EP7309 Users’ Manual for pin naming / functionality.
2) For each pad, the JTAG connection ordering is input,
output, then enable as applicable.
DS507PP1
Copyright 2001 Cirrus Logic (All Rights Reserved)
41