EP7309 Datasheet, PDF(13/46 Page) Cirrus Logic – HIGH PERFORMANCE LOW POWER SYSTEM ON CHIP ENHANCED DIGITAL AUDIO INTERFACE

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

EP7309 Datasheet, PDF (13/46 Pages) Cirrus Logic – HIGH PERFORMANCE LOW POWER SYSTEM ON CHIP ENHANCED DIGITAL AUDIO INTERFACE

◁

Static Memory Single Read Cycle

EP7309

High-Performance, Low-Power System on Chip

EXPCLK

nCS

nMWE

nMOE

HALF

WORD

EXPRDY

WRITE

tCSd

tAd

tCSh

tHWd

tWDd

tMOEd

tWRd

tEXs

tMOEh

tDs

tDh

tEXh

Figure 2. Static Memory Single Read Cycle Timing Measurement

Note:

1. The cycle time can be extended by integer multiples of the clock period (27 ns at 36 MHz, 54 ns at 18.432 MHz, and

77 ns at 13 MHz), by either driving EXPRDY low and/or by programming a number of wait states. EXPRDY is sampled on

the falling edge of EXPCLK before the data transfer. If low at this point, the transfer is delayed by one clock period where

EXPRDY is sampled again. EXPCLK need not be referenced when driving EXPRDY, but is shown for clarity.

DS507PP1

▷