English
Language : 

CS4341 Datasheet, PDF (17/36 Pages) Cirrus Logic – 24-Bit, 96 kHz Stereo DAC with Volume Control 
CS4341
4.5 POWER ON/OFF QUIESCENT VOLTAGE RAMP
Mode Control Register (address 01h)
7
AMUTE
6
DIF2
5
DIF1
4
DIF0
3
DEM1
2
DEM0
1
POR
0
PDN
Access:
R/W in I2C and write only in SPI.
Default:
1 - Enabled
Function:
The power On/Off Quiescent Voltage Ramp allows the quiescent voltage to slowly ramp to and from
0 volts to the quiescent voltage during power-on or power-off. Please refer to the applications section
for details of implementing this feature.
POR
0
1
Disabled
Enabled
MODE
Table 5. Power On/Off Ramp Enable
4.6 POWER DOWN
Mode Control Register (address 01h)
7
AMUTE
6
DIF2
5
DIF1
4
DIF0
3
DEM1
2
DEM0
1
POR
0
PDN
Access:
R/W in I2C and write only in SPI.
Default:
1 - Enabled
Function:
The device will enter a low-power state whenever this function is activated. The power-down bit de-
faults to ‘enabled’ on power-up and must be disabled before normal operation will begin. The contents
of the control registers are retained in this mode.
PDN
0
1
Disabled
Enabled
MODE
Table 6. Power Down Enable
DS298PP2
17