English
Language : 

HCTL-2032 Datasheet, PDF (8/21 Pages) Agilent(Hewlett-Packard) – Quadrature Decoder/Counter Interface ICs
◁
Switching Characteristics
Table 5. Switching Characteristics
Max/Min specifications at VDD = 5V ± 5%; TA = -40 to 100°C, CL = 40 pf
Symbol
1
tCLK
2
tCHH
3
tCD
4
tODE
5
tODZ
6
tSDV
7
tXNYDV
8
tCLH
9
tSS
10
tOS
11
tXNYS
12
tSH
13
tOH
14
tXNYH
15
tRST
16
tDCD
17
tDSD
18
tDOD
19
tDXNYD
20
tUDDX
21
tUDDY
22
tCHXD
23
tCHYD
24
tCLXD
25
tCLYD
26
tUDXH
27
tUDYH
28
tUDCXS
29
tUDCYS
30
tUDCXH
31
tUDCYH
Description
Clock Period
Pulse width, clock high
Delay time, rising edge of clock to valid, updated count information on D0-7
Delay time, OEN fall to valid data
Delay time, OEN rise to Hi-Z state on D0-7
Delay time, SEL0~SEL1 valid to stable, selected data byte
(delay to High Byte = delay to Low Byte)
Delay time, XNY valid to stable, selected data byte.
Pulse width, clock low
Setup time, SEL1~SEL2 before clock fall
Setup time, OEN before clock fall
Setup time, XNY before clock fall
Hold time, SEL1~SEL2 after clock fall
Hold time, OEN after clock fall
Hold time, XNY after clock fall
Pulse width, RSTNX~RSTNY low
Hold time, last position count stable on D0-7 after clock rise
Hold time, last data byte stable after next SEL state change
Hold time, data byte stable after OEN rise
Hold time, data byte stable after XNY change
Delay time, U/DNX valid after clock rise
Delay time, U/DNY valid after clock rise
Delay time, CNTDECX or CNTCASX high after clock rise
Delay time, CNTDECY or CNTCASY high after clock rise
Delay time, CNTDECX or CNTCASX low after clock fall
Delay time, CNTDECY or CNTCASY low after clock fall
Hold time, U/DNX stable after clock rise
Hold time, U/DNY stable after clock rise
Setup time, U/DNX valid before CNTDECX or CNTCASX rise
Setup time, U/DNY valid before CNTDECY or CNTCASY rise
Hold time, U/DNX stable after CNTDECX or CNTCASX rise
Hold time, U/DNY stable after CNTDECY or CNTCASY: rise
Notes
1. tclk - max delay (item 20/21) + min delay (item 22/23)
2. tclk - max delay (item 22/23) + min delay (item 20/21)
Min. Max. Units
33
MHz
1/f
ns
31
ns
29
ns
29
ns
29
ns
29
ns
15
ns
12
ns
12
ns
12
ns
0
ns
0
ns
0
ns
10
ns
2
ns
2
ns
2
ns
2
ns
4
29
ns
4
29
ns
4
31
ns
4
31
ns
4
31
ns
4
31
ns
2
ns
2
ns
Note 1
ns
Note 1
ns
Note 2
ns
Note 2
ns

 ▷