English
Language : 

PI3039 Datasheet, PDF (6/10 Pages) AMI SEMICONDUCTOR – 600DPI CIS Image Sensor Chip
Item
Clock cycle time
Clock pulse width
Clock duty cycle
Data setup time
Data hold time
Prohibit crossing time
SP turn on and off
EOS rise delay
EOS fall delay
Signal delay time to
peak
Signal fall time delay
Symbol
to (1)
tw (2)
Dty (3)
tds
tdh
Tprh (4)
Tonoff(5)
terdl
tefdl
tdtp(6)
tftd(6)
Minimum
154
77
25
20
20
Mean
50
20
80
75
20
80
Maximum
10000
75
Units
ns
ns
%
ns
ns
ns
Note 5
ns
ns
ns
ns
Table 6A. Timing Symbol's Definition
Notes:
1. Minimum to is specified at the maximum clock frequency of 6.5MHz.
2. Since the clock pulse width varies with frequency, tw will vary according to duty cycle. This
minimum is specified @ 6.5MHz and 50% duty cycle.
3. The clock duty cycle typically is 25 %. At 5.0 MHz or higher 50% is recommended. This
recommendation is to keep the die-to-die FPN, fixed pattern noise, to a minimum between
die transitions in CIS operation.
4. Tprh is the time where the start pulse high is prohibited. No consecutive falling clock edges
are allowed during one cycle of SP. Otherwise, two start pulses or more will load into the
shift register for each negative going clock edge. Multiple start pulses loaded into the shift
register will access proportional numbers of multiple pixels simultaneously at each clock
cycle.
5. The recommended time to start and stop the SP is between two consecutive rising clock
edges, indicated by the tonoff arrows.
6. These values, tdtp and tftd, are measurements from the circuit in Figure 4B, which is
essentially the pulse voltage across the 50 ohm resistor. This is one of circuit employed to
convert the Video Signal current to voltage. See discussion on the two amplifier
configurations under the section entitled, Output Circuits for Converting the Video Signal.
to
CP
tsmp
VIDEO Vp
OUTPUT
tvf
Dark Level
Vd
Reset Level
Figure 3B. Supplement Timing Diagram
This supplementary timing diagram, Figure 3B, Supplement Timing Diagram, graphically
defines the symbols used to describe timing relationship between the waveforms at the output
PAGE 6 OF 10, PI3039, 12/2/02