English
Language : 

AK8856 Datasheet, PDF (11/105 Pages) Asahi Kasei Microsystems – NTSC/PAL Digital Video Decoder
ASAHI KASEI
[ AK8856 ]
- input from 27.00 MHz crystal oscillator is connected to this pin
Clock mode set: connect to either DVDD (high) or DVSS (low)
41 CLKMOD
D
I - Low setting: crystal oscillator is used
- High setting: external clock source is used
Internal negative reference voltage for ADC
- connect this pin to analog ground through a 0.1uF or larger capacitor
42 VRN
A
I/O - this pin may go to high-Z in power-down mode (no high-Z test is performed in
production test)
- do not use this as a reference voltage source for external circuitry
Internal positive reference voltage for ADC
- connect this pin to analog ground through a 0.1uF or larger capacitor
43 VRP
A
I/O - there is a case when this pin becomes Hi-Z output at power-down ( no Hi-Z test is
performed in mass-production test )
- do not use this pin as a reference voltage source for external circuit.
Reference current setting
44 IREF
A
I/O - connect this pin to analog ground through a 6.8kΩ resistor (≤1% accuracy)
- this pin goes to high-Z in power-down mode (no high-Z test is performed in
production test)
Internal common voltage for AD converter
- connect this pin to analog ground via a 0.1 uF or larger capacitor.
45 VCOM
A
I/O - there is case when this pin becomes Hi-Z output at power-down (no Hi-Z test is
performed in mass-production test ).
- do not use this pin as a reference voltage source for external circuit.
46 LPF
A
I/O
I/O for analog test
- connect this pin to AVSS for normal operation
47 AIN1
A
I Analog input pin (1) ; if not used, leave floating
48 NC
No connection – leave floating
- Reserved for AKM testing
A/D/P A: AVDD, D: DVDD, P: PVDD
I/O I: Input pin, O: Output pin, I/O Input/Output pin
Note 1 ) Output pin conditions are determined by setting PDN and OE pins
OE
PDN
RSTN
Output1*
Output2*
L
x
x
Hi-Z output L output
H
L
x
L output
L output
H
H
L
L output
L output
H
Dataout(*1) Dataout(*1)
Output1*: DATA[7:0], HD/HV, VD/VAF/FIELD, DVALID, DTCLK
Output2*: NSIG, MACDET
Output pin conditions immediately following power-on are indeterminate, except at OE = “L“
(*1 ) With no analog input signal, black level data (Y = 0x10, Cb/Cr = 0x80) is output in decoder mode operation
Rev-01
11
2007/03