English
Language : 

AK4641 Datasheet, PDF (11/51 Pages) Asahi Kasei Microsystems – 16 BIT CODEC WITH BLUETOOTH INTERFACE
ASAHI KASEI
[AK4641]
Parameter
16bit Mono CODEC Interface Timing:
SYNC Timing
Frequency (PLL Lock Range)
Serial Interface Timing at Short/long Frame Sync
BBICK Frequency
BBICK Period
BBICK duty cycle
BBICK Pulse Width Low
Pulse Width High
BSYNC Edge to BBICK “↓ ”
BBICK “↓ ” to BSYNC Edge
BSYNC to BSDTO (MSB) (Except Short Frame)
BBICK “↑ ” to BSDTO
BSDTI Hold Time
BSDTI Setup Time
BSYNC Pulse Width Low
Pulse Width High
Serial Interface Timing at MSB justified and I2S
BBICK Frequency
BBICK Period
BBICK duty cycle
BBICK Pulse Width Low
Pulse Width High
BSYNC Edge to BBICK “↑ ”
BBICK “↑ ” to BSYNC Edge
BSYNC to BSDTO (MSB) (Except I2S mode)
BBICK “↓ ” to BSDTO
BSDTI Hold Time
BSDTI Setup Time
BSYNC Duty Cycle
Control Interface Timing (I2C Bus mode):
SCL Clock Frequency
Bus Free Time Between Transmissions
Start Condition Hold Time (prior to first clock pulse)
Clock Low Time
Clock High Time
Setup Time for Repeated Start Condition
SDA Hold Time from SCL Falling (Note 21)
SDA Setup Time from SCL Rising
Rise Time of Both SDA and SCL Lines
Fall Time of Both SDA and SCL Lines
Setup Time for Stop Condition
Pulse Width of Spike Noise Suppressed by Input Filter
Reset Timing
PDN Pulse Width
PMADC “↑” to SDTO valid
PMAD2 “↑” to BSDTO valid
(Note 22)
(Note 23)
(Note 24)
Symbol
Bfs
fBBCK
tBBCK
tBDUT
tBBCKL
tBBCKH
tBSYB
tBBSY
tBSYD
tBBSD
tBSDH
tBSDS
tBBSL
tBBSH
fBBCK
tBBCK
tBDUT
tBBCKL
tBBCKH
tBSYB2
tBBSY2
tBSYD2
tBBSD2
tBSDH2
tBSDH2
BDuty2
fSCL
tBUF
tHD:STA
tLOW
tHIGH
tSU:STA
tHD:DAT
tSU:DAT
tR
tF
TSU:STO
tSP
tPD
tPDV
tBPDV
min
8
128
488
200
200
50
50
50
50
3300
440
256
488
200
200
50
50
50
50
45
-
1.3
0.6
1.3
0.6
0.6
0
0.1
-
-
0.6
0
150
typ
-
50
50
50
2081
1057
Note 21. Data must be held long enough to bridge the 300ns-transition time of SCL.
Note 22. The AK4641 can be reset by the PDN pin = “L”.
Note 23. This is the count of LRCK “↑” from the PMADC bit = “1”.
Note 24. This is the count of BSYNC “↑” from the PMAD2 bit = “1”.
max
Units
16
2048
80
80
2048
80
80
55
400
-
-
-
-
-
-
-
0.3
0.3
-
50
kHz
kHz
ns
%
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
kHz
ns
%
ns
ns
ns
ns
ns
ns
ns
ns
%
kHz
µs
µs
µs
µs
µs
µs
µs
µs
µs
µs
ns
ns
1/fs
1/Bfs
Purchase of Asahi Kasei Microsystems Co., Ltd I2C components conveys a license under the Philips
I2C patent to use the components in the I2C system, provided the system conform to the I2C
specifications defined by Philips.
MS0301-E-00
- 11 -
2004/05