English
Language : 

EVAL-AD7741-42EBZ Datasheet, PDF (8/12 Pages) Analog Devices – Single and Multichannel, Synchronous Voltage-to-Frequency Converters
AD7741/AD7742
UNI/BIP
N/A
0
0
1
1
GAIN
N/A
0
1
0
1
Table II. AD7741/AD7742 Input Range Selection
Gain, G
X1
X1
X2
X1
X2
VIN(Min)
fOUT = 0.05 fCLKIN
0
–VREF
–VREF/2
0
0
VIN(Max)
fOUT = 0.45 fCLKIN
+VREF
+VREF
+VREF/2
+VREF
+VREF/2
Part
AD7741
AD7742
AD7742
AD7742
AD7742
As can be seen from Table II, the AD7741 has one input range
configuration whereas the AD7742 has unipolar/bipolar as
well as gain options depending on the status of the GAIN
and UNI/BIP pins.
The transfer function for the AD7741 is shown in Figure 3.
Figure 4 shows the AD7742 transfer function for unipolar input
range configuration while the AD7742 transfer function for
bipolar input range configuration is shown in Figure 5.
OUTPUT
FREQUENCY
fOUT
fOUTMAX
(0.45 fCLKIN)
fOUTMIN
(0.05 fCLKIN)
0
REFIN
INPUT
VOLTAGE VIN
Figure 3. AD7741 Transfer Characteristic for Input Range
from 0 to VREF
OUTPUT
FREQUENCY
fOUT
fOUTMAX
(0.45 fCLKIN)
fOUTMIN
(0.05 fCLKIN)
0
+ VREF
GAIN
DIFFERENTIAL
INPUT VOLTAGE
Figure 4. AD7742 Transfer Characteristic for Unipolar
Differential Input Range: 0 V to VREF/Gain; the input
common-mode range must be between +0.5 V and
VDD – 1.75 V. UNI/BIP pin tied to VDD.
OUTPUT
FREQUENCY
fOUT
fOUTMAX
(0.45 fCLKIN)
fOUTMIN
(0.05 fCLKIN)
– VREF
GAIN
+ VREF
GAIN
DIFFERENTIAL
INPUT VOLTAGE
Figure 5. AD7742 Transfer Characteristic for Bipolar
Differential Input Range: –VREF/Gain to +VREF/Gain; the
common-mode range must be between +0.5 V and
VDD – 1.75 V. UNI/BIP pin tied to GND.
VFC Modulator
The analog input signal to the AD7741/AD7742 is continu-
ously sampled by a switched capacitor modulator whose sam-
pling rate is set by a master clock input that may be supplied
externally or by a crystal-controlled on-chip clock oscillator.
However, the input signal is buffered on-chip before being ap-
plied to the sampling capacitor of the modulator. This isolates
the sampling capacitor charging currents from the analog input
pins.
This system is a negative feedback loop that tries to keep the net
charge on the integrator capacitor at zero, by balancing charge
injected by the input voltage with charge injected by the VREF.
The output of the comparator provides the digital input for the
1-bit DAC, so that the system functions as a negative feedback
loop that tries to minimize the difference signal (see Figure 6).
INPUT
+
⌺
–
INTEGRATOR
CLK
COMPARATOR
+
–
+VREF
1-BIT
STREAM
–VREF
Figure 6. AD7741/AD7742 Modulator Loop
–8–
REV. 0