English
Language : 

PAC5250_17 Datasheet, PDF (14/70 Pages) Active-Semi, Inc – Power Application Controller
PAC5250
Power Application Controller
9. PIN DESCRIPTION
Table 4. Multi-Mode Power Manager and System Pin Description
PIN NAME
PIN NUMBER
TYPE
DESCRIPTION
CSM
20
Analog
Switching supply current sense input. Connect to the positive side of the current sense
resistor.
DRM
23
Analog
Switching supply driver output. Connect to the base or gate of the external power NPN or
n-channel MOSFET. See PAC User Guide and application notes.
EP (VSS)
EP
Power
Exposed pad. Must be connected to VSS in a star ground configuration. Connect to a large
PCB copper area for power dissipation heat sinking.
REGO
19
Power
System regulator output. Connect to VSYS directly or through an external power-dissipating
resistor.
VCC18
Internally generated 1.8V core power supply. Connect a 2.2μF or higher value ceramic
2
Power capacitor from VCC18 to VSSA. See Figure 9-1. Power Supply Bypass Capacitor Routing
below.
VCC33
VCCIO
5
Power
Internally generated 3.3V power supply. Connect a 2.2μF or higher value ceramic capacitor
from VCC33 to VSSA. See PCB layout note below.
Internally generated digital I/O power supply. Connect a 4.7μF or higher value ceramic
56
Power capacitor from VCCIO to VSSA. See Figure 9-1. Power Supply Bypass Capacitor Routing
below.
VHM
Switching supply controller supply input. Connect a 1μF or higher value ceramic capacitor,
or a 0.1μF ceramic capacitor in parallel with a 10μF or higher electrolytic capacitor from
22
Power VHM to VSSP. This pin requires good capacitive bypassing to VSSP, so the ceramic capacitor
must be connected with a shorter than 10mm trace from the pin. See Figure 9-1. Power
Supply Bypass Capacitor Routing below.
Main power supply. Provides power to the power drivers as well as voltage feedback path
for the switching supply. Connect a properly sized supply bypass capacitor in parallel with
VP
21
Power
a 0.1μF ceramic capacitor from VP pin to VSS for voltage loop stabilization. This pin
requires good capacitive bypassing to VSS, so the ceramic capacitor must be connected with
a shorter than 10mm trace from the pin. See See Figure 9-1. Power Supply Bypass
Capacitor Routing below.
VSS
7
Power Ground.
VSSA
VSSP
VSYS
XIN
6
Power Analog ground. Connect to VSS in a star ground configuration.
24
Power Power ground. Connect to VSS in a star ground configuration.
18
Power
5V system power supply. Connect a 4.7μF or higher value ceramic capacitor from VSYS to
VSSP. See Figure 9-1. Power Supply Bypass Capacitor Routing below.
57
Analog Crystal oscillator driver input. Leave floating if unused.
XOUT
1
Analog Crystal oscillator driver output. Leave floating if unused.
- 14 -
Rev 1.7‒April 15, 2016