English
Language : 

Z86D86 Datasheet, PDF (10/80 Pages) Zilog, Inc. – 28-Pin Low-Voltage OTP Microcontroller
Z86D86
28-Pin Low-Voltage OTP Microcontroller
2
– Oscillator Operational Mode: Normal High Frequency Operation Enabled
or 32 KHz Operation Enabled
– Port 0: 0–3 Pull-Ups
– Port 0: 4–7 Pull-Ups
– Port 2: 0–7 Pull-Ups
– Port 0: 0–3 Mouse Mode: Normal Mode (.5VDD Input Threshold) vs.
Mouse Mode (.4VDD Input Threshold)
• Port 3 does not feature the pull-up option.
General Description
The Z86D86 is a 28-pin one-time programmable (OTP) infrared (IR) microcontrol-
ler. Based on a single-chip Z8 microcontroller (MCU) design, the Z86D86 features
237 bytes of general-purpose RAM and 32 KB of OTP ROM. ZiLOG’s CMOS
microcontrollers offer fast executing, efficient use of memory, sophisticated inter-
rupts, input/output bit-manipulation capabilities, automated pulse generation/
reception, and internal key-scan pull-up transistors.
The Z86L825 architecture is based on ZiLOG's 8-bit microcontroller core, featur-
ing an Expanded Register File to allow access to register-mapped peripherals, I/O
circuits, and powerful counter/timer circuitry. The Z8 offers a flexible I/O scheme,
an efficient register and address space structure, and a number of ancillary fea-
tures that are useful in many consumer, automotive, computer peripheral, and bat-
ter-operated hand-held applications.
There are three basic address spaces available to support a wide range of config-
urations: program memory, register file, and Expanded Register File. The register
file consists of 256 bytes of RAM. It includes 4 I/O port registers, 16 control and
status registers, and 236 general-purpose registers. (Register FEh (SPH) can be
used as a general-purpose register.) The Expanded Register File consists of two
additional register groups (F and D).
The Z86D86 offers a new intelligent counter/timer architecture with 8-bit and 16-
bit counter/timers (Figure 1). Also included are a large number of user-selectable
modes and two on-board comparators to process analog signals with separate
reference voltages (Figure 9 on page 17).
PS008905-0105
PRELIMINARY