English
Language : 

MT92210 Datasheet, PDF (54/175 Pages) Zarlink Semiconductor Inc – 1023 Channel Voice Over IP Processor
Data Sheet
MT92210
TX HDLC Stream
Structure (1 per
Stream) TXTDM1
TX Channel
Association
Memory (1 entry
per TSST) TXTDM0
TX xxPCM
Buffer Structure
(1 per Bearer)
TXTDM1
TDM Byte (From H.110)
TX TDM
Process
TX TDM process: Takes bytes from H.110 and writes them into the
appropriate circular buffers; does HDLC de-framing and law
translation on PCM values.
Figure 29 - Tx Flow 1
In HDLC, when a packet completes, its HDLC stream number is used to index in the HDLC Stream to HDLC
Address LUT structure, and from there its HDLC address is used to index into the HDLC Address LUT. This
structure, in turn, will point to the TX Connection structure that will be used by the packet assembly block to create
the packet. An event is generated directly into the Assembly Event Queue; from there, the packet assembly module
reads the event (and with it the address of the TX Connection Structure), then reads the packet payload itself from
the HDLC circular buffer, creates the complete packet and writes its data into the Packet Assembly Data FIFO; it
also writes the control associated to it in the Packet Assembly Control FIFO.
For xxPCM channels, the originator of the Assembly Events is the Service Timer. The Service Timer process scans
all the Service Indicator tables and when it hits a valid indicator, writes an assembly event in the assembly event
queue. From here it goes to the packet assembly process where a TX Connection structure is used to assemble the
packet. The TX Connection structure may point to a TX Silence Suppression structure that would be used to
perform silence suppression on the xxPCM samples.
In both HDLC and xxPCM, if the packet is RTP, a TX RTP Header Structure will be used to assemble the correct
headers at the beginning of the packet. The TX RTP header structure contains the data values of all the headers, all
the information needed to assemble the variable headers of the packet, as well as the packet’s destination.
Zarlink Semiconductor Inc.
54