English
Language : 

MT92210 Datasheet, PDF (1/175 Pages) Zarlink Semiconductor Inc – 1023 Channel Voice Over IP Processor
Features
• 1023 full-duplex PCM or ADPCM voice channels
over IP/UDP/RTP connections
• RTP packaging optional in IP/UDP connection
• Supports IP version 4 and version 6
• Supports IP over Ethernet, ATM (AAL5) or POS
• Support Ethernet II, IEEE 802.3, LLC/SNAP and
PPP frames
• Supports Classical IP over ATM and LAN
Emulation (LANE) v1/v2
• Supports MPLS, MPOA and IEEE 802.1p/Q
ELAN-ID
• H.110 compliant TDM bus carrying PCM,
ADPCM or HDLC channels
• HDLC channels can be used to carry UDP
payload generated by external agent
• Support trunking in RTP; up to 255 PCM/ADPCM
channels per RTP connection
• Support maximum 1500 bytes packet size
• Up to 4096 bytes of jitter buffer, absorbing +/-
256 ms of PDV
• Less than 250 usec of latency
MT92210
1023 Channel Voice Over IP
Processor
Data Sheet
December 2004
Ordering Information
MT92210
608 Pin EPBGA
-40°C to +85°C
• Injection of CPU-generated RTP packets or AAL0
cells
• Reception of CPU-destinated RTP packets or
AAL0 cells
• Primary and secondary network interfaces
• Primary network interface supports 10/100 MII,
POS-PHY or Utopia level 1/2
• Secondary network interface supports Utopia
level 1
• Proprietary Adaptive Silence Suppression
• Less than 2.5 watts of power
• 608 pin PBGA package
MT9043
(8K to16.384M PLL)
optional
Intel/M o torola
CPU
Message Channel
H110 Signals
Compatibility Clocks
and Frame
MT92210
H100/
H110
Interface
Clock
Recovery
uP
Interface
Service Tim er
Second
Network
Interface
P rim ary
Network
Interface
Pad
SS
TDM
DataPath
SS/Padding
Calculator
RTP
A ss e m b ly
RTP
D is ass em bly
Packet
Identification
and Routing
Dual Memory Controler
Network
M em ory
Controler
UTOPIA Port B
(P H Y /S A R )
MII, POS, or
UTOPIA (PHY/SAR
interface
SSRAM
(256k x18*)
SSRAM
(512k x18*)
SSRAM
SDRAM
(256k x36*) (4M x32*)
Memory Bank A Memory Bank B
Memory Bank C
*Typical RAM size for the support of 1023 channels. Parity bis are optionnal on all
Figure 1 - MT92210 Block Diagram
1
Zarlink Semiconductor Inc.
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Copyright 2002-2004, Zarlink Semiconductor Inc. All Rights Reserved.