YMF715E Datasheet, PDF (33/54 Pages) YAMAHA CORPORATION – OPL3 Single-chip Audio System 3

YMF715Eɹɹɹɹɹɹɹɹɹɹɹɹɹɹɹɹɹɹɹɹɹɹɹɹɹɹɹɹ
Notice)
1) Set D7, D6, D4 and D3 bits to “0”.
2) In the power save modes 1, 2, the OUTL/R pins will keep the VREF voltage. In the power down
mode, VREF voltage slowly decays to ground on transition into this mode, and quickly returns to
VREF on transition from this mode. During these modes (power save/down), master volume is
automatically muted, so all audio sources cannot be heard. After resuming these modes, master
volume is still muted.
3) The Joystick portion must be re-initialized by writing any value to the Joystick port after resuming
from the power down/save mode.
System control (R/W):
Index
D7
D6
D5
D4
D3
D2
D1
D0
02h SBHE
- YMODE1 YMODE0 -
IDSEL1 IDSEL0 VZE
SBHE...
YMODE1-0...
When AT-bus is used, set to “0” and set to “1” in case of XT-bus.
3D Enhancement mode according to the application can be selected
by these two bits as follows.
YMODE1 YMODE0 3D Enhancement mode
0
0
Desktop mode
0
1
Notebook PC mode (1)
1
0
Notebook PC mode (2)
1
1
Hi-Fi mode
IDSEL1, IDSEL0... These two bits specify the DSP version of Sound Blaster compatible
portion.
The different return value of DSP command E1h (Get DSP version
number) of Sound Blaster Pro is got by these bits in.
IDSEL1
1st byte 2nd byte
IDSEL0 (major ver) (minor ver)
0
0
03h
01h
0
1
02h
01h
1
0
01h
05h
VZE...
1
1
00h
00h
I²S audio format can be fed to BCLK_ZV, LRCK_ZV, SIN_ZV pins
of OPL3-SA3 by setting this bit to “1” regardless of the /EXTEN,
when Zoomed Video port is in use.
default : 00h
Notice)
Input signals, BCLK_ZV and LRCK_ZV pins which appear on SEL=4 or 5 mode, should be
oscillated, when VZE=1.
May 21, 1997
-33-