DS849 Datasheet, PDF (6/10 Pages) Xilinx, Inc – LogiCORE IP Spartan-6 FPGA Triple-Rate SDI v1.0

LogiCORE IP Spartan-6 FPGA Triple-Rate SDI v1.0
X-Ref Target - Figure 1
3$)).
3$)
#ABLE
%QUALIZER
2%&#,+
48532#,+
48532#,+
28532#,+
28532#,+
48.
480
'40
28. _4RANSCEIVER
280
'40#,+/54

48$!4! 28$!4!
$20
3$)#ABLE$RIVER
3$)/54
"5&)/
 
486IDEO
#ONTROL
"5&'"5&2
48532#,+
3PARTAN &0'!
4RIPLE 2ATE3$)#ORE
480)0%#,+
280)0%#,+
-/$%).
-/$%/54
28532#,+
286IDEO
286IDEO4IMING
3TATUS
/PTIONAL!.#
0ACKET)NSERTION
$3?5'??
Figure 1: Triple-Rate SDI RX/TX Functional Overview
Notes relevant to Figure 1:
1. The required SDI cable driver and cable equalizer are external to the FPGA.
2. The optional ANC packet insertion function is not included in the Spartan-6 FPGA Triple-Rate SDI core.
Combined with a GTP transceiver, the Spartan-6 FPGA Triple-Rate SDI core implements a complete SD-SDI,
HD-SDI, and 3G-SDI receiver and/or transmitter interface. The GTP receiver interfaces to the SDI connector
through an industry-standard SDI cable equalizer. The GTP transmitter interfaces to the SDI connector through an
industry-standard SDI cable driver.
DS849 June 22, 2011
www.xilinx.com
6
Product Specification