English
Language : 

X3100 Datasheet, PDF (17/40 Pages) Xicor Inc. – 3 or 4 Cell Li-Ion Battery Protection and Monitor IC
X3100/X3101 – Preliminary Information
Table 22. Over-discharge Protection Mode—Event Diagram Description (Continued)
Event
Event Description
(2,3)
[3]
While device is in sleep (in over-discharge protection) mode:
— The power to ALL internal circuits is switched OFF limiting power consumption to less than 1µA.
— The output of the 5VDC voltage regulator (RGO) is 0V.
— Access to the X3100/X3101 via the SPI port is NOT possible.
Return from sleep mode (but still in over-discharge protection mode):
— Vcc rises above the “Return from Sleep mode threshold Voltage” (VSLR)—This would normally occur in the
case that the battery pack was connected to a charger. The X3100/X3101 is now powered via P+/P-, and
not the battery pack cells.
— Power is returned to ALL internal circuitry
— 5VDC output is returned to the regulator output (RGO).
— Access is enabled to the X3100/X3101 via the SPI port.
— The status of the discharge FET remains OFF (It is possible to change the status of UVPC in the control reg-
ister, although it will have no effect at this time).
(3,4)
If the cell charge enable func-
tion is switched ON
AND VCELL > VCE
OR
Charge enable function is
switched OFF
If the cell charge enable func-
tion is switched ON
AND
VCELL < VCE
— The X3100/X3101 initiates a reset operation that takes the longer of
TOV+200ms or TUV+200ms to complete. Do not write to the FET control bits
during this time.
— The charge FET is switched On (OVP/LMON=Vss) by the microcontroller by
writing a “1” to the OVPC bit in the control register.
— The battery cells now receive charge via the charge FET and diode D1 across
the discharge FET (which is OFF).
— The X3100/X3101 monitors the VCELL voltage to determine whether or not it
has risen above VUVR.
— Charge/discharge of the battery cells via P+ is no longer permitted (Charge
FET and discharge FET are held OFF).
— (Charging may re-commence only when the Cell Charge Enable function is
switched OFF - See Sections: “Configuration Register” page 4, and “Sleep
mode” page 17.)
— The voltage of all of the battery cells (VCELL), have risen above VUVR.
[4]
— The internal Over-discharge release timer begins counting down.
— The X3100/X3101 is still in over-discharge protection mode.
(4,5)
— The internal over-discharge release timer continues counting for tUVR seconds.
— The X3100/X3101 should be in monitor mode (AS2:AS0 not all low) for recovery time based on tUVR. Other-
wise recovery is based on two successive samples about 120ms apart.
— The internal over-discharge release timer times out, AND VCELL is still above VUVR.
— The device returns from over-discharge protection mode, and is now in normal operation mode.
— The Charger voltage can now drop below VSLR and the X3100/X3101 will not go back to sleep.
[5]
— The discharge FET is can now be switched ON (UVP/OCP=VSS) by the microcontroller by writing a “1” to
the UVPC bit of the control register.
— The status of the charge FET remains unaffected (ON)
— The battery cells continue to receive charge via the charge FET and discharge FET (both ON).
REV 1.1.8 12/10/02
www.xicor.com
Characteristics subject to change without notice. 17 of 40