English
Language : 

WM8351 Datasheet, PDF (310/330 Pages) Wolfson Microelectronics plc – Wolfson AudioPlus™ Stereo CODEC with Power Management
WM8351
Production Data
REGISTER BIT
ADDRESS
R225 (E1h) 15
DCDC/LDO
status
LABEL
LS_STS
11
LDO4_STS
10
LDO3_STS
9
LDO2_STS
8
LDO1_STS
3
DC4_STS
2
DC3_STS
1
DC2_STS
0
DC1_STS
Register E1h DCDC/LDO status
DEFAULT
DESCRIPTION
REFER TO
0
Readback of the raw signal value.
Allow direct control of this signal's input to the
debounce logic when the ANALOG_OVRDE bit is set
to 1.
Reset by state machine.
0
Readback of the raw signal value.
Allow direct control of this signal's input to the
debounce logic when the ANALOG_OVRDE bit is set
to 1.
Reset by state machine.
0
Readback of the raw signal value.
Allow direct control of this signal's input to the
debounce logic when the ANALOG_OVRDE bit is set
to 1.
Reset by state machine.
0
Readback of the raw signal value.
Allow direct control of this signal's input to the
debounce logic when the ANALOG_OVRDE bit is set
to 1.
Reset by state machine.
0
Readback of the raw signal value.
Allow direct control of this signal's input to the
debounce logic when the ANALOG_OVRDE bit is set
to 1.
Reset by state machine.
0
Readback of the raw signal value.
Allow direct control of this signal's input to the
debounce logic when the ANALOG_OVRDE bit is set
to 1.
Reset by state machine.
0
Readback of the raw signal value.
Allow direct control of this signal's input to the
debounce logic when the ANALOG_OVRDE bit is set
to 1.
Reset by state machine.
0
Readback of the raw signal value.
Allow direct control of this signal's input to the
debounce logic when the ANALOG_OVRDE bit is set
to 1.
Reset by state machine.
0
Readback of the raw signal value.
Allow direct control of this signal's input to the
debounce logic when the ANALOG_OVRDE bit is set
to 1.
Reset by state machine.
w
PD, April 2012, Rev 4.5
310