|
W25Q80BWSSIG-TR Datasheet, PDF (9/75 Pages) Winbond – 1.8V 8M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI | |||
|
◁ |
W25Q80BW
5. BLOCK DIAGRAM
Block Segmentation
xxFF00h
â¢
xxF000h
xxEF00h
â¢
xxE000h
xxDF00h
â¢
xxD000h
Sector 15 (4KB)
Sector 14 (4KB)
Sector 13 (4KB)
xxFFFFh
â¢
xxF0FFh
xxEFFFh
â¢
xxE0FFh
xxDFFFh
â¢
xxD0FFh
â¢
â¢
â¢
xx2F00h
â¢
xx2000h
xx1F00h
â¢
xx1000h
xx0F00h
â¢
xx0000h
Sector 2 (4KB)
Sector 1 (4KB)
Sector 0 (4KB)
xx2FFFh
â¢
xx20FFh
xx1FFFh
â¢
xx10FFh
xx0FFFh
â¢
xx00FFh
/WP (IO2)
Write Control
Logic
Status
Register
/HOLD (IO3)
CLK
/CS
DI (IO0)
DO (IO1)
SPI
Command &
Control Logic
High Voltage
Generators
Page Address
Latch / Counter
Data
Byte Address
Latch / Counter
Security Register 3 - 0
003000h
002000h
001000h
000000h
0030FFh
0020FFh
0010FFh
0000FFh
FFF00h
FFFFFh
â¢
Block 15 (64KB)
â¢
F0000h
F00FFh
â¢
â¢
â¢
8FF00h
â¢
80000h
7FF00h
â¢
70000h
4FF00h
â¢
40000h
3FF00h
â¢
30000h
00FF00h
â¢
000000h
Block 8 (64KB)
Block 7 (64KB)
â¢
â¢
â¢
Block 4 (64KB)
Block 3 (64KB)
â¢
â¢
â¢
Block 0 (64KB)
8FFFFh
â¢
800FFh
7FFFFh
â¢
700FFh
4FFFFh
â¢
400FFh
3FFFFh
â¢
300FFh
00FFFFh
â¢
0000FFh
Beginning
Page Address
Ending
Page Address
Column Decode
And 256-Byte Page Buffer
Figure 2. W25Q80BW Serial Flash Memory Block Diagram
Publication Release Date: September 01, 2014
-9-
Revision L
|
▷ |