English
Language : 

W9725G6KB25I-TR Datasheet, PDF (58/87 Pages) Winbond – 4M X 4 BANKS X 16 BIT DDR2 SDRAM
W9725G6KB
CLK
CLK
VDDQ
tIS
tIH
VIH(ac)min
VIH(dc)min
DC to VREF
region
VREF(dc)
VIL(dc)max
nominal
slew rate
VIL(ac)max
tIS
tIH
nominal
slew rate
DC to VREF
region
VSS
Hold Slew Rate VREF(dc) - VIL(dc)max
Rising Signal =
ΔTR
ΔTR
ΔTF
Hold Slew Rate VIH(dc)min - VREF(dc)
Falling Signal =
ΔTF
Figure 22 – Illustration of nominal slew rate for tIH
- 58 -
Publication Release Date: Sep. 03, 2012
Revision A03