W9864G6IH_10 Datasheet, PDF (40/44 Pages) Winbond – 1M × 4BANKS × 16BITS SDRAM

W9864G6IH
11.21 CKE/DQM Input Timing (Write Cycle)
CLK cycle No.
1
2
External
CLK
Internal
CKE
DQM
DQ
D1
D2
3
4
5
6
7
D3
D5
D6
DQM MASK
(1)
CKE MASK
CLK cycle No.
1
2
External
CLK
Internal
CKE
DQM
DQ
D1
D2
CLK cycle No.
1
2
External
CLK
Internal
CKE
DQM
DQ
D1
D2
3
4
5
6
7
D3
D5
D6
DQM MASK
(2)
CKE MASK
3
4
5
6
7
D3
D4
CKE MASK
(3)
D5
D6
- 40 -
Publication Release Date: Mar. 22, 2010
Revision A11