W982516BH Datasheet, PDF (39/43 Pages) Winbond – 4M X 4 BANKS X 16 BIT SDRAM

Operating Timing Example, continued
CKE/DQM Input Timing (Write Cycle)
W982516BH
CLK cycle No.
CLK
External
Internal
CKE
DQM
DQ
1
D1
2
D2
CLK cycle No.
1
2
CLK
External
Internal
CKE
DQM
DQ
D1
D2
CLK cycle No.
1
2
CLK
External
Internal
CKE
DQM
DQ
D1
D2
3
4
5
6
7
D3
D5
D6
DQM MASK
(1)
CKE MASK
3
4
5
6
7
D3
D5
D6
DQM MASK
(2)
CKE MASK
3
4
5
6
7
D3
D4
CKE MASK
(3)
D5
D6
- 39 -
Publication Release Date: December 13, 2001
Revision A2