English
Language : 

W956D6HB Datasheet, PDF (31/57 Pages) Winbond – Low-power features
8.4.4.3 Address Patterns for PAR (RCR [4] = 1)
RCR[2] RCR[1] RCR[0] Active Section
0
0
0 Full die
0
0
1 One-half of die
0
1
0 One-quarter of die
0
1
1 One-eighth of die
1
0
0 None of die
1
0
1 One-half of die
1
1
0 One-quarter of die
1
1
1 One-eighth of die
W956D6HB
64Mb Async./Burst/Sync./A/D MUX
Address Space
Size Density
000000h–3FFFFFh 4 Meg x 16 64Mb
000000h–1FFFFFh 2 Meg x 16 32Mb
000000h–0FFFFFh 1 Meg x 16 16Mb
000000h–07FFFFh 0.5 Meg x 16 8Mb
0
0 Meg x 16
0Mb
200000h–3FFFFFh 2 Meg x 16 32Mb
300000h–3FFFFFh 1 Meg x 16 16Mb
380000h–3FFFFFh 0.5 Meg x 16 8Mb
8.4.4.4 Deep Power-Down (RCR[4]) Default = DPD Disabled
The deep power-down bit enables and disables all refresh-related activity. This mode is used if the system does not
require the storage provided by the ADMUX PSRAM device. Any stored data will become corrupted when DPD is
enabled. When refresh activity has been re-enabled, the CellularRAM device will require 150μs to perform an
initialization procedure before normal operations can resume.
Deep power-down is enabled by setting RCR[4] = 0 and taking CE# HIGH. DPD can be enabled using CRE or the
software sequence to access the RCR. Taking CE# LOW for at least 10μs disables DPD and sets RCR[4] = 1; it is not
necessary to write to the RCR to disable DPD. BCR and RCR values (other than BCR[4]) are preserved during
DPD.
8.4.5 Device Identification Register
The DIDR provides information on the device manufacturer, CellularRAM generation, and the specific device
configuration. This register is read-only.
The DIDR is accessed with CRE HIGH and A[19:18] = 01b, or through the register access software sequence with
ADQ = 0002h on the third cycle.
8.4.5.1 Device Identification Register Mapping
Bit Field
DIDR[15]
DIDR[14:11]
DIDR[10:8]
DIDR[7:5]
DIDR[4:0]
Field name
Row length
Device version
Device density
CellularRAM generation
Vendor ID
Options
Length Bit Setting Version Bit Setting Density Bit Setting Generation Bit Setting Vendor Bit Setting
256
1b
3rd
0010b
64Mb
010b
CR1.5
010b Winbond 00110b
- 31 -
Publication Release Date : May 29,2013
Revision : A01-003