English
Language : 

WCMC8016V9X Datasheet, PDF (6/12 Pages) Weida Semiconductor, Inc. – 8Mb (512K x 16) Pseudo Static RAM
ADVANCE INFORMATION
WCMC8016V9X
Switching Characteristics Over the Operating Range[11]
70 ns
Parameter
Description
Min.
Max.
Unit
READ CYCLE
tRC
tAA
tOHA
tACE
tDOE
tLZOE
tHZOE
tLZCE
tHZCE
tDBE
tLZBE
tHZBE
tSK
WRITE CYCLE[13]
Read Cycle Time
Address to Data Valid
Data Hold from Address Change
CE LOW and CE2 HIGH to Data Valid
OE LOW to Data Valid
OE LOW to LOW Z[12, 14]
OE HIGH to High Z[12, 14]
CE LOW and CE2 HIGH to Low Z[12, 14]
CE HIGH and CE2 LOW to High Z[12, 14]
BLE / BHE LOW to Data Valid
BLE / BHE LOW to Low Z[12, 14]
BLE / BHE HIGH to HIGH Z[12, 14]
Address Skew
70
ns
70
ns
10
ns
70
ns
35
ns
5
ns
25
ns
5
ns
25
ns
70
ns
5
ns
25
ns
10
ns
tWC
Write Cycle Time
70
ns
tSCE
CE LOW and CE2 HIGH to Write End
60
ns
tAW
Address Set-Up to Write End
60
ns
tHA
Address Hold from Write End
0
ns
tSA
Address Set-Up to Write Start
0
ns
tPWE
WE Pulse Width
45
ns
tBW
BLE / BHE LOW to Write End
60
ns
tSD
Data Set-Up to Write End
45
ns
tHD
tHZWE
tLZWE
Data Hold from Write End
WE LOW to High-Z[12, 14]
WE HIGH to Low-Z[12, 14]
0
ns
25
ns
5
ns
Notes:
11. Test conditions for all parameters other than tri-state parameters assume signal transition time of 1ns/V, timing reference leve ls of V CC(typ)/2, input pulse
levels of 0 to VCC (typ.) , and output loading of the specified I OL/IOH as shown in the “AC Test Loads and Waveforms” section..
12. tHZOE, tHZCE, tHZBE, and tHZWE transitions are measured when the outputs enter a high impedence state.
13. The internal Write time of the memory is defined by the overlap of WE, CE = VIL, BHE and/or BLE = VIL, and CE2 = VIH . All signals must be ACTIVE to initiate
a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be refere nced to the edge of the
signal that terminates the write.
14. High-Z and Low-Z parameters are characterized and are not 100% tested.
38-14026
Page - 6 - of 12