SI5853CDC Datasheet, PDF (2/10 Pages) Vishay Siliconix – P-Channel 20 V (D-S) MOSFET with Schottky Diode

Si5853CDC
Vishay Siliconix
THERMAL RESISTANCE RATINGS
Parameter
Symbol
Typical
Maximum
Unit
Maximum Junction-to-Ambient (MOSFET)^{b, c, f}
Maximum Junction-to-Foot (Drain) (MOSFET)
Maximum Junction-to-Ambient (Schottky)^{b, c, g}
R_thJA
70
R_thJF
33
R_thJA
85
85
40
°C/W
105
Maximum Junction-to-Foot (Drain) (Schottky)
R_thJF
40
50
Notes:
a. Package limited.
b. Surface mounted on FR4 board.
c. t ≤ 5 s.
d. See Solder Profile (www.vishay.com/doc?73257). The ChipFET is a leadless package. The end of the lead terminal is exposed copper (not
plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not
required to ensure adequate bottom side solder interconnection.
e. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components.
f. Maximum under steady state conditions for MOSFETs is 120 °C/W.
g. Maximum under steady state conditions for Schottky is 125 °C/W.
SPECIFICATIONS T_J = 25 °C, unless otherwise noted
Parameter
Symbol
Test Conditions
Static
Drain-Source Breakdown Voltage
V_DS
V_GS = 0 V, I_D = - 250 µA
V_DS Temperature Coefficient
V_GS(th) Temperature Coefficient
ΔV_DS/TJ
ΔV_GS(th)/TJ
I_D = - 250 µA
Gate-Source Threshold Voltage
V_GS(th)
V_DS = V_GS, I_D = - 250 µA
Gate-Body Leakage
I_GSS
V_DS = 0 V, V_GS = ± 8 V
Zero Gate Voltage Drain Current
I_DSS
V_DS = - 20 V, V_GS = 0 V
V_DS = - 20 V, V_GS = 0 V, T_J = 85 °C
On-State Drain Current^a
I_D(on)
V_DS ≤ - 5 V, V_GS = - 4.5 V
V_GS = - 4.5 V, I_D = - 2.5 A
Drain-Source On-State Resistance^a
R_DS(on)
V_GS = - 2.5 V, I_D = - 2.1 A
V_GS = - 1.8 V, I_D = - 0.5 A
Forward Transconductance^a
g_fs
V_DS = - 10 V, I_D = - 2.5 A
Dynamic^b
Input Capacitance
C_iss
Output Capacitance
C_oss
V_DS = - 10 V, V_GS = 0 V, f = 1 MHz
Reverse Transfer Capacitance
C_rss
Total Gate Charge
Q_g
V_DS = - 10 V, V_GS = - 8 V, I_D = - 2.9 A
Gate-Source Charge
Gate-Drain Charge
Gate Resistance
Turn-On Delay Time
Rise Time
Turn-Off Delay Time
Fall Time
Turn-On Delay Time
Rise Time
Turn-Off Delay Time
Fall Time
Q_gs
Q_gd
R_g
t_d(on)
t_r
t_d(off)
t_f
t_d(on)
t_r
t_d(off)
t_f
V_DS = - 10 V, V_GS = - 4.5 V, I_D = - 2.9 A
f = 1 MHz
V_DD = - 10 V, R_L = 4.4 Ω
I_D ≅ - 2.3 A, V_GEN = - 4.5 V, R_g = 1 Ω
V_DD = - 10 V, R_L = 4.4 Ω
I_D ≅ - 2.3 A, V_GEN = - 8 V, R_g = 1 Ω
Min. Typ. Max. Unit
- 20
- 0.45
- 10
- 20
2.1
0.086
0.120
0.170
6
-1
± 100
-1
- 10
0.104
0.144
0.205
V
mV/°C
V
nA
µA
A
Ω
S
350
65
pF
45
7.2
11
4.2
6.5
nC
0.7
1
6.2
Ω
15
25
42
65
20
30
10
15
ns
5
10
15
25
20
30
10
15
www.vishay.com
2
Document Number: 69774
S10-0547-Rev. B, 08-Mar-10