DS92LV1212_11 Datasheet, PDF (9/15 Pages) Texas Instruments – 16-40 MHz 10-Bit Bus LVDS Random Lock Deserializer with Embedded Clock Recovery

AC Timing Diagrams and Test Circuits (Continued)
Timing shown for RCLK_R/F = LOW
Duty Cycle (t_RDC) =
DS100982-13
FIGURE 5. Deserializer Setup and Hold Times
FIGURE 6. Deserializer TRI-STATE Test Circuit and Timing
DS100982-14
www.national.com
8