DS92LV1212_11 Datasheet, PDF (8/15 Pages) Texas Instruments – 16-40 MHz 10-Bit Bus LVDS Random Lock Deserializer with Embedded Clock Recovery

AC Timing Diagrams and Test Circuits
FIGURE 1. “Worst Case” Deserializer ICC Test Pattern
DS100982-4
DS100982-6
FIGURE 2. Deserializer CMOS/TTL Output Load and Transition Times
FIGURE 3. Serializer Delay
DS100982-11
FIGURE 4. Deserializer Delay
DS100982-12
7
www.national.com