English
Language : 

MSP430F6459-HIREL Datasheet, PDF (80/125 Pages) Texas Instruments – Mixed-Signal Microcontroller
MSP430F6459-HIREL
SLASEC3A – AUGUST 2016 – REVISED AUGUST 2016
www.ti.com
Table 6-40. 32-Bit Hardware Multiplier Registers (Base Address: 04C0h) (continued)
REGISTER DESCRIPTION
32-bit operand 1 – multiply accumulate low word
32-bit operand 1 – multiply accumulate high word
32-bit operand 1 – signed multiply accumulate low word
32-bit operand 1 – signed multiply accumulate high word
32-bit operand 2 – low word
32-bit operand 2 – high word
32 × 32 result 0 – least significant word
32 × 32 result 1
32 × 32 result 2
32 × 32 result 3 – most significant word
MPY32 control 0
REGISTER
MAC32L
MAC32H
MACS32L
MACS32H
OP2L
OP2H
RES0
RES1
RES2
RES3
MPY32CTL0
OFFSET
18h
1Ah
1Ch
1Eh
20h
22h
24h
26h
28h
2Ah
2Ch
Table 6-41. DMA Registers (Base Address DMA General Control: 0500h,
DMA Channel 0: 0510h, DMA Channel 1: 0520h, DMA Channel 2: 0530h, DMA Channel 3: 0540h, DMA
Channel 4: 0550h, DMA Channel 5: 0560h)
REGISTER DESCRIPTION
DMA general control: DMA module control 0
DMA general control: DMA module control 1
DMA general control: DMA module control 2
DMA general control: DMA module control 3
DMA general control: DMA module control 4
DMA general control: DMA interrupt vector
DMA channel 0 control
DMA channel 0 source address low
DMA channel 0 source address high
DMA channel 0 destination address low
DMA channel 0 destination address high
DMA channel 0 transfer size
DMA channel 1 control
DMA channel 1 source address low
DMA channel 1 source address high
DMA channel 1 destination address low
DMA channel 1 destination address high
DMA channel 1 transfer size
DMA channel 2 control
DMA channel 2 source address low
DMA channel 2 source address high
DMA channel 2 destination address low
DMA channel 2 destination address high
DMA channel 2 transfer size
DMA channel 3 control
DMA channel 3 source address low
DMA channel 3 source address high
DMA channel 3 destination address low
DMA channel 3 destination address high
DMA channel 3 transfer size
DMA channel 4 control
REGISTER
DMACTL0
DMACTL1
DMACTL2
DMACTL3
DMACTL4
DMAIV
DMA0CTL
DMA0SAL
DMA0SAH
DMA0DAL
DMA0DAH
DMA0SZ
DMA1CTL
DMA1SAL
DMA1SAH
DMA1DAL
DMA1DAH
DMA1SZ
DMA2CTL
DMA2SAL
DMA2SAH
DMA2DAL
DMA2DAH
DMA2SZ
DMA3CTL
DMA3SAL
DMA3SAH
DMA3DAL
DMA3DAH
DMA3SZ
DMA4CTL
OFFSET
00h
02h
04h
06h
08h
0Ah
00h
02h
04h
06h
08h
0Ah
00h
02h
04h
06h
08h
0Ah
00h
02h
04h
06h
08h
0Ah
00h
02h
04h
06h
08h
0Ah
00h
80
Detailed Description
Submit Documentation Feedback
Product Folder Links: MSP430F6459-HIREL
Copyright © 2016, Texas Instruments Incorporated