English
Language : 

MSP430F6459-HIREL Datasheet, PDF (65/125 Pages) Texas Instruments – Mixed-Signal Microcontroller
www.ti.com
MSP430F6459-HIREL
SLASEC3A – AUGUST 2016 – REVISED AUGUST 2016
6.13.10 Universal Serial Communication Interface (USCI)
The USCI modules are used for serial data communication. The USCI module supports synchronous
communication protocols such as SPI (3-pin or 4-pin) and I2C, and asynchronous communication
protocols such as UART, enhanced UART with automatic baudrate detection, and IrDA. Each USCI
module contains two portions, A and B.
The USCI_An module provides support for SPI (3-pin or 4-pin), UART, enhanced UART, or IrDA.
The USCI_Bn module provides support for SPI (3-pin or 4-pin) or I2C.
The MSP430F665x, MSP430F645x, MSP430F565x, MSP430F535x series includes three complete USCI
modules (n = 0 to 2).
For further information, see the following User's Guides:
• USCI UART Module (Chapter Excerpt From MSP430x5xx Family, SLAU208) (SLAU410)
• USCI SPI Module (Chapter Excerpt From MSP430x5xx Family, SLAU208) (SLAU411)
• USCI I2C Module (Chapter Excerpt From MSP430x5xx Family, SLAU208) (SLAU412)
6.13.11 Timer TA0
Timer TA0 is a 16-bit timer/counter (Timer_A type) with five capture/compare registers (see Table 6-13).
TA0 supports multiple capture/compares, PWM outputs, and interval timing. TA0 also has extensive
interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each
of the capture/compare registers.
For further information, see the Timer_A Module (Chapter Excerpt From MSP430x5xx Family, SLAU208)
(SLAU400).
INPUT PIN
NUMBER
34-P1.0
34-P1.0
35-P1.1
36-P1.2
40-P1.6
37-P1.3
41-P1.7
38-P1.4
Table 6-13. Timer TA0 Signal Connections
DEVICE INPUT
SIGNAL
TA0CLK
ACLK
SMCLK
TA0CLK
TA0.0
DVSS
DVSS
DVCC
TA0.1
TA0.1
DVSS
DVCC
TA0.2
TA0.2
DVSS
DVCC
TA0.3
DVSS
DVSS
DVCC
MODULE INPUT
SIGNAL
TACLK
ACLK
SMCLK
TACLK
CCI0A
CCI0B
GND
VCC
CCI1A
CCI1B
GND
VCC
CCI2A
CCI2B
GND
VCC
CCI3A
CCI3B
GND
VCC
MODULE BLOCK
MODULE
OUTPUT SIGNAL
DEVICE OUTPUT
SIGNAL
OUTPUT PIN
NUMBER
Timer
NA
NA
35-P1.1
CCR0
TA0
TA0.0
36-P1.2
40-P1.6
CCR1
TA1
TA0.1
ADC12_A
(internal)
ADC12SHSx = {1}
37-P1.3
41-P1.7
CCR2
TA2
TA0.2
38-P1.4
CCR3
TA3
TA0.3
Copyright © 2016, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430F6459-HIREL
Detailed Description
65