DS64EV100_14 Datasheet, PDF (8/15 Pages) Texas Instruments – Programmable Single Equalizer

DS64EV100
SNLS232D – OCTOBER 2007 – REVISED APRIL 2008
Typical Performance Eye Diagrams and Curves
www.ti.com
Figure 7. Equalized Signal
(40 in FR4, 2.5 Gbps, PRBS7, 0x07 Setting)
Figure 8. Equalized Signal
(40 in FR4, 5 Gbps, PRBS7, 0x07 Setting)
Figure 9. Equalized Signal
(40 in FR4, 6.4 Gbps, PRBS7, 0x06 Setting)
Figure 10. Equalized Signal
(40 in FR4, 6.4 Gbps, PRBS31, 0x06 Setting)
Figure 11. Equalized Signal
(30 in FR4, 10 Gbps, PRBS7, 0x06 Setting)
Figure 12. Equalized Signal
(10m 24 AWG Twin-AX Cable, 6.4 Gbps, PRBS7, 0x06
Setting)
8
Submit Documentation Feedback
Product Folder Links: DS64EV100
Copyright © 2007–2008, Texas Instruments Incorporated