English
Language : 

LP3936 Datasheet, PDF (5/30 Pages) National Semiconductor (TI) – Lighting Management System for Six White LEDs and One RGB or FLASH LED
LP3936
www.ti.com
SNVS259D – NOVEMBER 2003 – REVISED MAY 2013
Electrical Characteristics(1)(2)
Limits in standard typeface are for TJ = 25°C. Limits in boldface type apply over the operating ambient temperature range
(−40°C ≤ TA ≤ +85°C). Unless otherwise noted, specifications apply to the Block Diagram with: VDD1 = VDD2 = VDD_IO = 3.6V,
CVDD1, CVDD2, CVDDIO = 1 µF, CIN, COUT = 10 µF, CVDDA = 1 µF, CVREF = 0.1 µF, LBOOST = 10 µH (3).
Symbol
Parameter
Condition
Min
Typ
Max
Units
VDD1,2
IDD
Supply Voltage
Standby Supply Current
(VDD1 and VDD2 current)
No-Load Supply Current
(VDD1 and VDD2 current, boost off)
NSTBY = L (register)
CS, SCL, DI, NRST = H
VDD1, VDD2 = 3.6V
NSTBY = H (reg.)
EN_BOOST = L (reg.)
SCL, CS, DI, NRST = H
3.0
3.6
6.0
V
1
7
µA
170
300
µA
Full Load Supply Current
(VDD1 and VDD2 current, boost on)
NSTBY = H (register)
NRST, CS, SCL, DI = H
RGB_EN = L
WLED1 … 6 = L
EN_AMBADC = L
1
mA
IDD_IO
VDD_IO Standby Supply Current
NSTBY = L (register)
CS, SCL, DI, NRST = H
1
µA
VREF
VDD_IO Operating Supply Current
Reference Voltage (4)
1 MHz Clock Frequency
CL = 50 pF at DO pin
IREF ≤ 1 nA,
Test Purposes Only
20
µA
1.205
1.23
1.255
V
−2
+2
%
VDDA
LDO Output Voltage
IVDDA < 1 µA
2.688
2.8
2.912
%V
–4
+4
(1) All voltages are with respect to the potential at the GND pins (GND1, GND2, GND_T, GND_BOOST, GND_WLED, GND_RGB).
(2) Min and Max limits are specified by design, test, or statistical analysis. Typical numbers represent the most likely norm.
(3) Low-ESR Surface-Mount Ceramic Capacitors (MLCCs) are used in setting electrical characteristics.
(4) VREF pin (Bandgap reference output) is for internal use only. A capacitor should always be placed between VREF and GND1.
Copyright © 2003–2013, Texas Instruments Incorporated
Product Folder Links: LP3936
Submit Documentation Feedback
5