English
Language : 

LMH6504 Datasheet, PDF (4/29 Pages) National Semiconductor (TI) – Wideband, Low Power, Variable Gain Amplifier
LMH6504
SNOSA96D – NOVEMBER 2003 – REVISED MARCH 2013
www.ti.com
Electrical Characteristics(1) (continued)
Unless otherwise specified, all limits are specified for TA = 25°C, VS = ±5V, AVMAX = 9.7 V/V, RF = 1 kΩ, RG = 100Ω,
VIN = ±0.1V, RL = 100Ω, VG = +2V. Boldface limits apply at the temperature extremes.
Symbol
Parameter
Conditions
Min (2)
Typ (2)
Max (2)
DC & Miscellaneous Performance
GACCU
G Match
K
Gain Accuracy
(See Application Note)
Gain Matching
(See Application Note
Gain Multiplier
(See Application Notes)
VG = 2.0V
0.8V < VG < 2V
VG = 2.0V
0.8V < VG < 2V
0.920
0.916
0
±0.33
—
—
0.965
±0.45
±3.9
±0.42
+2.8/−4.2
1.01
1.02
VIN NL
VIN L
Input Voltage Range
RG Open
RG = 100Ω
±0.48
±0.40
±3.2
±0.68
I RG_MAX
IBIAS
RG Current
Bias Current
TC IBIAS
RIN
CIN
IVG
TC IVG
R VG
C VG
VOUT L
VOUT NL
ROUT
IOUT
Bias Current Drift
Input Resistance
Input Capacitance
VG Bias Current
VG Bias Drift
VG Input Resistance
VG Input Capacitance
Output Voltage Range
Output Impedance
Output Current
Pin 3
Pin 2 (6)
Pin 2 (7) (8)
Pin 2
Pin 2
Pin 1, VG = 2V (6)
Pin 1 (7)
Pin 1
Pin 1
RL = 100Ω
RL = Open
DC
VOUT = ±4V from Rails
±4.8
±6.8
±4.0
−1.4
−3.5
−3.7
±200
7
2.8
0.9
10
25
2.8
±2.0
±2.2
±1.7
±3.1
0.12
±60
±80
±40
VO OFFSET Output Offset Voltage
0V < VG < 2V
±10
±55
±70
+PSRR +Power Supply Rejection Ratio (9)
Input Referred, 1V change, VG =
–65
–76
2.2V
−PSRR −Power Supply Rejection Ratio (9)
Input Referred, 1V change, VG =
–65
–88
2.2V
IS
Supply Current
No Load
8.5
11
15
6.5
16
Units
dB
dB
V/V
V
mA
µA
pA/°C
MΩ
pF
µA
pA/°C
MΩ
pF
V
Ω
mA
mV
dB
dB
mA
(6) Positive current corresponds to current flowing into the device.
(7) Drift determined by dividing the change in parameter distribution at temperature extremes by the total temperature change.
(8) Input bias current drift with temperature can be either positive or negative for a given sample.
(9) +PSRR definition: [|ΔVOUT/ΔV+| / AV], −PSRR definition: [|ΔVOUT/ΔV−| / AV] with 0.1V input voltage. ΔVOUT is the change in output
voltage with offset shift subtracted out.
4
Submit Documentation Feedback
Product Folder Links: LMH6504
Copyright © 2003–2013, Texas Instruments Incorporated