LM3S5951 Datasheet, PDF (35/1261 Pages) Texas Instruments – Stellaris® LM3S5951 Microcontroller

Stellaris^® LM3S5951 Microcontroller
Register 11:
Register 12:
Register 13:
Register 14:
Register 15:
Register 16:
Register 17:
Register 18:
Register 19:
Register 20:
Register 21:
Register 22:
Register 23:
Register 24:
Register 25:
Register 26:
Register 27:
Register 28:
Register 29:
Register 30:
Register 31:
Register 32:
Register 33:
Register 34:
Register 35:
Register 36:
Register 37:
Register 38:
Register 39:
Register 40:
Register 41:
Register 42:
Register 43:
Register 44:
Register 45:
Register 46:
Register 47:
Register 48:
Register 49:
Register 50:
Register 51:
Register 52:
Register 53:
Register 54:
Register 55:
Register 56:
Register 57:
Register 58:
PWM Enable Update (PWMENUPD), offset 0x028 ......................................................... 1042
PWM0 Control (PWM0CTL), offset 0x040 ...................................................................... 1045
PWM1 Control (PWM1CTL), offset 0x080 ...................................................................... 1045
PWM2 Control (PWM2CTL), offset 0x0C0 ..................................................................... 1045
PWM0 Interrupt and Trigger Enable (PWM0INTEN), offset 0x044 ................................... 1050
PWM1 Interrupt and Trigger Enable (PWM1INTEN), offset 0x084 ................................... 1050
PWM2 Interrupt and Trigger Enable (PWM2INTEN), offset 0x0C4 ................................... 1050
PWM0 Raw Interrupt Status (PWM0RIS), offset 0x048 ................................................... 1053
PWM1 Raw Interrupt Status (PWM1RIS), offset 0x088 ................................................... 1053
PWM2 Raw Interrupt Status (PWM2RIS), offset 0x0C8 .................................................. 1053
PWM0 Interrupt Status and Clear (PWM0ISC), offset 0x04C .......................................... 1055
PWM1 Interrupt Status and Clear (PWM1ISC), offset 0x08C .......................................... 1055
PWM2 Interrupt Status and Clear (PWM2ISC), offset 0x0CC .......................................... 1055
PWM0 Load (PWM0LOAD), offset 0x050 ...................................................................... 1057
PWM1 Load (PWM1LOAD), offset 0x090 ...................................................................... 1057
PWM2 Load (PWM2LOAD), offset 0x0D0 ...................................................................... 1057
PWM0 Counter (PWM0COUNT), offset 0x054 ............................................................... 1058
PWM1 Counter (PWM1COUNT), offset 0x094 ............................................................... 1058
PWM2 Counter (PWM2COUNT), offset 0x0D4 .............................................................. 1058
PWM0 Compare A (PWM0CMPA), offset 0x058 ............................................................ 1059
PWM1 Compare A (PWM1CMPA), offset 0x098 ............................................................ 1059
PWM2 Compare A (PWM2CMPA), offset 0x0D8 ............................................................ 1059
PWM0 Compare B (PWM0CMPB), offset 0x05C ............................................................ 1060
PWM1 Compare B (PWM1CMPB), offset 0x09C ............................................................ 1060
PWM2 Compare B (PWM2CMPB), offset 0x0DC ........................................................... 1060
PWM0 Generator A Control (PWM0GENA), offset 0x060 ............................................... 1061
PWM1 Generator A Control (PWM1GENA), offset 0x0A0 ............................................... 1061
PWM2 Generator A Control (PWM2GENA), offset 0x0E0 ............................................... 1061
PWM0 Generator B Control (PWM0GENB), offset 0x064 ............................................... 1064
PWM1 Generator B Control (PWM1GENB), offset 0x0A4 ............................................... 1064
PWM2 Generator B Control (PWM2GENB), offset 0x0E4 ............................................... 1064
PWM0 Dead-Band Control (PWM0DBCTL), offset 0x068 ............................................... 1067
PWM1 Dead-Band Control (PWM1DBCTL), offset 0x0A8 ............................................... 1067
PWM2 Dead-Band Control (PWM2DBCTL), offset 0x0E8 ............................................... 1067
PWM0 Dead-Band Rising-Edge Delay (PWM0DBRISE), offset 0x06C ............................ 1068
PWM1 Dead-Band Rising-Edge Delay (PWM1DBRISE), offset 0x0AC ............................ 1068
PWM2 Dead-Band Rising-Edge Delay (PWM2DBRISE), offset 0x0EC ............................ 1068
PWM0 Dead-Band Falling-Edge-Delay (PWM0DBFALL), offset 0x070 ............................ 1069
PWM1 Dead-Band Falling-Edge-Delay (PWM1DBFALL), offset 0x0B0 ............................ 1069
PWM2 Dead-Band Falling-Edge-Delay (PWM2DBFALL), offset 0x0F0 ............................ 1069
PWM0 Fault Source 0 (PWM0FLTSRC0), offset 0x074 .................................................. 1070
PWM1 Fault Source 0 (PWM1FLTSRC0), offset 0x0B4 .................................................. 1070
PWM2 Fault Source 0 (PWM2FLTSRC0), offset 0x0F4 .................................................. 1070
PWM0 Fault Source 1 (PWM0FLTSRC1), offset 0x078 .................................................. 1072
PWM1 Fault Source 1 (PWM1FLTSRC1), offset 0x0B8 .................................................. 1072
PWM2 Fault Source 1 (PWM2FLTSRC1), offset 0x0F8 .................................................. 1072
PWM0 Minimum Fault Period (PWM0MINFLTPER), offset 0x07C ................................... 1075
PWM1 Minimum Fault Period (PWM1MINFLTPER), offset 0x0BC ................................... 1075
January 20, 2012
35
Texas Instruments-Production Data