English
Language : 

LM3S5951 Datasheet, PDF (15/1261 Pages) Texas Instruments – Stellaris® LM3S5951 Microcontroller
Stellaris® LM3S5951 Microcontroller
Table 8-3.
Table 8-4.
Table 8-5.
Table 8-6.
Table 8-7.
Table 8-8.
Table 8-9.
Table 8-10.
Table 8-11.
Table 8-12.
Table 8-13.
Table 9-1.
Table 9-2.
Table 9-3.
Table 9-4.
Table 9-5.
Table 9-6.
Table 9-7.
Table 9-8.
Table 9-9.
Table 9-10.
Table 9-11.
Table 9-12.
Table 10-1.
Table 10-2.
Table 10-3.
Table 10-4.
Table 10-5.
Table 10-6.
Table 10-7.
Table 10-8.
Table 10-9.
Table 10-10.
Table 10-11.
Table 11-1.
Table 12-1.
Table 12-2.
Table 12-3.
Table 12-4.
Table 12-5.
Table 13-1.
Table 13-2.
Table 13-3.
Table 13-4.
Table 14-1.
Table 14-2.
Table 14-3.
Control Structure Memory Map ........................................................................... 364
Channel Control Structure .................................................................................. 364
μDMA Read Example: 8-Bit Peripheral ................................................................ 373
μDMA Interrupt Assignments .............................................................................. 374
Channel Control Structure Offsets for Channel 30 ................................................ 375
Channel Control Word Configuration for Memory Transfer Example ...................... 375
Channel Control Structure Offsets for Channel 7 .................................................. 376
Channel Control Word Configuration for Peripheral Transmit Example .................. 377
Primary and Alternate Channel Control Structure Offsets for Channel 8 ................. 378
Channel Control Word Configuration for Peripheral Ping-Pong Receive
Example ............................................................................................................ 379
μDMA Register Map .......................................................................................... 380
GPIO Pins With Non-Zero Reset Values .............................................................. 418
GPIO Pins and Alternate Functions (100LQFP) ................................................... 418
GPIO Pins and Alternate Functions (108BGA) ..................................................... 420
GPIO Pad Configuration Examples ..................................................................... 426
GPIO Interrupt Configuration Example ................................................................ 427
GPIO Pins With Non-Zero Reset Values .............................................................. 428
GPIO Register Map ........................................................................................... 428
GPIO Pins With Non-Zero Reset Values .............................................................. 441
GPIO Pins With Non-Zero Reset Values .............................................................. 447
GPIO Pins With Non-Zero Reset Values .............................................................. 449
GPIO Pins With Non-Zero Reset Values .............................................................. 452
GPIO Pins With Non-Zero Reset Values .............................................................. 459
Available CCP Pins ............................................................................................ 474
General-Purpose Timers Signals (100LQFP) ....................................................... 475
General-Purpose Timers Signals (108BGA) ......................................................... 476
General-Purpose Timer Capabilities .................................................................... 477
Counter Values When the Timer is Enabled in Periodic or One-Shot Modes .......... 478
16-Bit Timer With Prescaler Configurations ......................................................... 479
Counter Values When the Timer is Enabled in RTC Mode .................................... 480
Counter Values When the Timer is Enabled in Input Edge-Count Mode ................. 481
Counter Values When the Timer is Enabled in Input Event-Count Mode ................ 482
Counter Values When the Timer is Enabled in PWM Mode ................................... 483
Timers Register Map .......................................................................................... 488
Watchdog Timers Register Map .......................................................................... 523
ADC Signals (100LQFP) .................................................................................... 547
ADC Signals (108BGA) ...................................................................................... 548
Samples and FIFO Depth of Sequencers ............................................................ 549
Differential Sampling Pairs ................................................................................. 556
ADC Register Map ............................................................................................. 565
UART Signals (100LQFP) .................................................................................. 627
UART Signals (108BGA) .................................................................................... 627
Flow Control Mode ............................................................................................. 632
UART Register Map ........................................................................................... 638
SSI Signals (100LQFP) ...................................................................................... 691
SSI Signals (108BGA) ........................................................................................ 691
SSI Register Map .............................................................................................. 702
January 20, 2012
15
Texas Instruments-Production Data