TLK2201A_16 Datasheet, PDF (3/20 Pages) Texas Instruments – ETHERNET TRANSCEIVERS

www.ti.com
PRBSEN
LOOPEN
REFCLK
MODESEL
ENABLE
TESTEN
RBC1
RBC0
SYNC/PASS
BLOCK DIAGRAM
PRBS
Generator
TD(0−9)
10 Bit
Registers
2:1
MUX
Parallel to
Serial
Clock
Phase Generator
Control
Logic
PRBS
Verification
Interpolator
and
Clock Extraction
Clock
TLK2201A
TLK2201AI
SLLS572B – JUNE 2003 – REVISED SEPTEMBER 2007
TXP
TXN
2:1
MUX
Clock
RD(0−9)
SYNCEN
RBCMODE
JTMS
JTRSTN
JTDI
TCK
Serial to Parallel
and
Comma Detect
JTAG
Control
Register
2:1
MUX
JTDO
Data
RXP
RXN
LOS
TERMINAL
NAME
NO.
SIGNAL
TXP
62
TXN
61
RXP
54
RXN
52
REFCLK
22
TD0–TD9
2–4, 6–9,
11–13
TERMINAL FUNCTIONS
I/O
DESCRIPTION
PECL
O
PECL
I
I
I
Differential output transmit. TXP and TXN are differential serial outputs that interface to a copper
or an optical I/F module. TXP and TXN are put in a high-impedance state when LOOPEN is high
and are active when LOOPEN is low.
Differential input receive. RXP and RXN together are the differential serial input interface from a
copper or an optical I/F module.
Reference clock. REFCLK is an external input clock that synchronizes the receiver and transmitter
interface (100 MHz to 160 MHz). The transmitter uses this clock to register the input data
(TD0-TD9) for serialization.
In the TBI mode that data is registered on the rising edge of REFCLK.
In the DDR mode, the data is registered on both the rising and falling edges of REFCLK with the
most significant bits aligned to the rising edge of REFCLK.
Transmit data. When in the TBI mode (MODESEL = low) these inputs carry 10-bit parallel data
output from a protocol device to the transceiver for serialization and transmission. This 10-bit
parallel data is clocked into the transceiver on the rising edge of REFCLK and transmitted as a
serial stream with TD0 sent as the first bit.
When in the DDR mode (MODESEL = high) only TD0-TD4 are valid. The 5-bit parallel data is
clocked into the transceiver on the rising and falling edge of REFCLK and transmitted as a serial
stream with TD0 sent as the first bit.
Copyright © 2003–2007, Texas Instruments Incorporated
Submit Documentation Feedback
3
Product Folder Link(s): TLK2201A TLK2201AI