English
Language : 

BQ24273 Datasheet, PDF (3/27 Pages) Texas Instruments – 2.5A, Single Input, Single Cell Switchmode Li-Ion Battery Charger with Integrated Current Sense
www.ti.com
bq24273
SLUSB08 – JUNE 2012
RECOMMENDED OPERATING CONDITIONS
IN voltage range
VIN
IN operating range
MIN MAX UNITS
4.2
18 (1) V
4.2
10
IIN
Input current IN input
IBAT
Charging
TJ
Operating junction temperature range
2.5 A
2.5 A
0
125 °C
(1) The inherent switching noise voltage spikes should not exceed the absolute maximum rating on either the BOOT or SW pins. A tight
layout minimizes switching noise.
ELECTRICAL CHARACTERISTICS
Circuit of Figure 1, VUVLO < VIN < VOVP AND VIN>VBAT+VSLP, TJ = 0°C – 125°C and TJ = 25°C for typical values (unless
otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX UNITS
IIN
Input quiescent current
VUVLO < VIN < VOVP AND VIN > VBAT+VSLP,
PWM switching
VUVLO < VIN < VOVP AND VIN > VBAT+VSLP,
PWM NOT switching
15
mA
5
IBATLEAK
IBAT_HIZ
Leakage current from BAT to the supply
Battery discharge current in high impedance mode,
(BAT, SW)
0°C< TJ < 85°C, High-Z Mode
0°C< TJ < 85°C, VBAT = 4.2V, VIN = 0V
0°C< TJ < 85°C, VBAT = 4.2 V, VIN = 0 V or 5 V, High-Z
mode
175
μA
5
μA
55
μA
BATTERY CHARGER
RON(BAT-CS+)
Internal battery charger MOSFET on-resistance
Measured from BAT to CS+,
VBAT = 4.2V
YFF pkg
RGE pkg
37
57
mΩ
50
70
Battery regulation voltage
3.5
4.44
V
VBATREG
Battery regulation voltage accuracy
TA = 25°C
Over temperature
–0.5%
–1%
0.5%
1%
ICHARGE
Charge current programmable range
Fast charge current accuracy
VBATSHRT < VBAT < VBATREG
0°C to 125°C
550
–10%
2500
mA
10%
VBATSHRT
IBATSHRT
tDGL(BATSHRT)
ITERM
tDGL(TERM)
VRCH
tDGL(RCH)
VDETECT
Battery short threshold
Battery short current
Deglitch time for battery short to fast charge transition
Termination charge current accuracy
Deglitch time for charge termination
Recharge threshold voltage
Deglitch time
Battery detection voltage threshold
VBAT Rising, 100 mV Hysteresis
VBAT < VBATSHRT
ICHARGE = 50 mA
ICHARGE > 50 mA
Both rising and falling, 2-mV over-drive,
tRISE, tFALL = 100 ns
Below VBATREG
VBAT falling below VRCH, tFALL = 100ns
During battery detection source cycle
During battery detection sink cycle
2.9
–35%
–15%
3.0
50.0
32
32
120
32
3.3
3.0
3.1
V
mA
ms
35%
15%
ms
mV
ms
V
IDETECT
Battery detection current before charge done (sink
current)
2.5
mA
tDETECT
Battery detection time
VIH(CD)
CD input high logic level
VIL(CD)
CD input low logic level
INPUT PROTECTION
250
ms
1.3
V
0.4
V
IINLIM
VIN_DPM
Input current limit
Input DPM threshold
Input DPM accuracy
VIN=5V, DC current pulled from SW
IINLIM = 1.5 A
IINLIM = 2.5 A
1.35
2.3
4.2
–2%
1.5
1.65
A
2.5
2.8
4.76
V
2%
VDRV
IDRV
VDO_DRV
VUVLO
VSLP
VSLP_EXIT
Internal bias regulator voltage
DRV Output current
DRV Dropout voltage (VIN – VDRV)
IC active threshold voltage
Sleep-mode entry threshold, VIN-VBAT
Sleep-mode exit hysteresis
IIN = 1A, VIN = 5V, IDRV = 10mA
VIN rising, 150 mV hysteresis
2.0 V ≤ VBAT ≤ VOREG, VIN falling
2.0 V ≤ VBAT ≤ VOREG
5
5.2
5.45
V
10
mA
450
mV
3.6
3.8
4.0
V
0
40
100
mV
40
100
160
mV
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s) :bq24273
Submit Documentation Feedback
3