AM3715_17 Datasheet, PDF (249/280 Pages) Texas Instruments – Sitara ARM Microprocessors

AM3715, AM3703
www.ti.com
SPRS616F – JUNE 2010 – REVISED AUGUST 2011
Table 6-114. MMC1 Interface Switching Characteristics—High-Speed SD Mode⁽⁷⁾
NO.
PARAMETER
OPP100
MIN
MAX
High-Speed SD Mode
HSSD1 t_c(clk)
Frequency⁽¹⁾, output clock period
HSSD2 t_W(clkH)
Typical pulse duration, output clock high
HSSD2 t_W(clkL)
Typical pulse duration, output clock low
t_dc(clk)
t_J(clk)
Duty cycle error, output clock
Jitter standard deviation⁽³⁾, output clock
MMC1 Interface (1.8-V IO)
48
X⁽⁴⁾*PO⁽²⁾
Y⁽⁵⁾*PO⁽²⁾
1041.67
200
HSSD5
t_R(clk)
t_F(clk)
t_R(data)
t_F(data)
t_d(CLKOH-CMD)
Rise time, output clock
Fall time, output clock
Rise time, output data
Fall time, output data
Delay time, mmc1_clk rising clock edge to mmc1_cmd
transition
3.72
3
3
3
3
14.11
HSSD6 t_{d(CLKOH-DATx)} Delay time, mmc1_clk rising clock edge to
mmc1_dat[n:0]⁽⁶⁾ transition
3.72
14.11
MMC1 Interface (3.0-V IO)
HSSD5
t_R(clk)
t_F(clk)
t_R(data)
t_F(data)
t_d(CLKOH-CMD)
Rise time, output clock
Fall time, output clock
Rise time, output data
Fall time, output data
Delay time, mmc1_clk rising clock edge to mmc1_cmd
transition
3.72
3
3
3
3
14.11
HSSD6 t_{d(CLKOH-DATx)} Delay time, mmc1_clk rising clock edge to
mmc1_dat[n:0]⁽⁶⁾ transition
3.72
14.11
(1) Related with the output clock maximum and minimum frequencies programmable in MMC module.
(2) PO = output clock period in ns
(3) The jitter probability density can be approximated by a Gaussian function.
(4) The X parameter is defined as follows:
OPP50
MIN
MAX
24
X⁽⁴⁾*PO⁽²⁾
Y⁽⁵⁾*PO⁽²⁾
2083.33
200
3
3
3
3
4.13
34.53
4.13
34.53
3
3
3
3
4.13
34.53
4.13
34.53
UNIT
MHz
ns
ns
ps
ps
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
CLKD
1 or Even
Odd
X
0.5
(trunk[CLKD/2]+1)/CLKD
All required details about clock division factor CLKD can be found in the AM/DM37x Multimedia Device Technical Reference Manual
(literature number SPRUGN4).
(5) The Y parameter is defined as follows:
CLKD
1 or Even
Odd
Y
0.5
(trunk[CLKD/2])/CLKD
All required details about clock division factor CLKD can be found in the AM/DM37x Multimedia Device Technical Reference Manual
(literature number SPRUGN4).
(6) In mmc1_dat[n:0], n is equal to 3.
(7) See ^{Section 4.3.4}, Processor Clocks.
Copyright © 2010–2011, Texas Instruments Incorporated
Timing Requirements and Switching Characteristics 249
Submit Documentation Feedback
Product Folder Link(s): AM3715 AM3703