|
DM3730_11 Datasheet, PDF (2/280 Pages) Texas Instruments – Digital Media Processors | |||
|
◁ |
DM3730, DM3725
SPRS685D â AUGUST 2010 â REVISED JULY 2011
Bus
â Up to 8 Chip Select Pins With
128M-Byte Address Space per Chip
Select Pin
â Glueless Interface to NOR Flash,
NAND Flash (With ECC Hamming
Code Calculation), SRAM and
Pseudo-SRAM
â Flexible Asynchronous Protocol
Control for Interface to Custom Logic
(FPGA, CPLD, ASICs, etc.)
â Nonmultiplexed Address/Data Mode
(Limited 2K-Byte Address Space)
â 1.8-V I/O and 3.0-V (MMC1 only),
0.9-V to 1.2-V Adaptive Processor Core
Voltage
0.9-V to 1.1-V Adaptive Core Logic Voltage
Note: These are default Operating
Performance Point (OPP) voltages and could
be optimized to lower values using
SmartReflex AVS.
â Commercial, Industrial, and Extended
Temperature Grades
â Serial Communication
⢠5 Multichannel Buffered Serial Ports
(McBSPs)
â 512 Byte Transmit/Receive Buffer
(McBSP1/3/4/5)
â 5K-Byte Transmit/Receive Buffer
(McBSP2)
â SIDETONE Core Support (McBSP2 and
3 Only) For Filter, Gain, and Mix
Operations
â Direct Interface to I2S and PCM Device
and T Buses
â 128 Channel Transmit/Receive Mode
⢠Four Master/Slave Multichannel Serial
Port Interface (McSPI) Ports
⢠High-Speed/Full-Speed/Low-Speed USB
OTG Subsystem (12-/8-Pin ULPI Interface)
⢠High-Speed/Full-Speed/Low-Speed
Multiport USB Host Subsystem
â 12-/8-Pin ULPI Interface or 6-/4-/3-Pin
Serial Interface
⢠One HDQ/1-Wire Interface
⢠Four UARTs (One with Infrared Data
Association [IrDA] and Consumer Infrared
[CIR] Modes)
⢠Three Master/Slave High-Speed
Inter-Integrated Circuit (I2C) Controllers
â Camera Image Signal Processing (ISP)
⢠CCD and CMOS Imager Interface
⢠Memory Data Input
⢠BT.601/BT.656 Digital YCbCr 4:2:2
(8-/10-Bit) Interface
www.ti.com
⢠Glueless Interface to Common Video
Decoders
⢠Resize Engine
â Resize Images From 1/4x to 4x
â Separate Horizontal/Vertical Control
â System Direct Memory Access (SDMA)
Controller (32 Logical Channels With
Configurable Priority)
â Comprehensive Power, Reset, and Clock
Management
⢠SmartReflexTM Technology
⢠Dynamic Voltage and Frequency Scaling
(DVFS)
â ARM® Cortexâ¢-A8 Core
⢠ARMv7 Architecture
â TrustZone®
â Thumb®-2
â MMU Enhancements
⢠In-Order, Dual-Issue, Superscalar
Microprocessor Core
⢠NEON Multimedia Architecture
⢠Over 2x Performance of ARMv6 SIMD
⢠Supports Both Integer and Floating Point
SIMD
⢠Jazelle® RCT Execution Environment
Architecture
⢠Dynamic Branch Prediction with Branch
Target Address Cache, Global History
Buffer, and 8-Entry Return Stack
⢠Embedded Trace Macrocell (ETM)
Support for Non-Invasive Debug
â ARM Cortex-A8 Memory Architecture:
⢠32K-Byte Instruction Cache (4-Way
Set-Associative)
⢠32K-Byte Data Cache (4-Way
Set-Associative)
⢠256K-Byte L2 Cache
â 32K-Byte ROM
â 64K-Byte Shared SRAM
â Endianess:
⢠ARM Instructions - Little Endian
⢠ARM Data â Configurable
⢠DSP Instructions/Data - Little Endian
⢠Removable Media Interfaces:
â Three Multimedia Card (MMC)/ Secure Digital
(SD) With Secure Data I/O (SDIO)
⢠Test Interfaces
â IEEE-1149.1 (JTAG) Boundary-Scan
Compatible
â Embedded Trace Macro Interface (ETM)
â Serial Data Transport Interface (SDTI)
⢠12 32-bit General Purpose Timers
⢠2 32-bit Watchdog Timers
2
DM3730, DM3725 Digital Media Processors
Copyright © 2010â2011, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): DM3730 DM3725
|
▷ |