English
Language : 

TM4C1294NCPDT Datasheet, PDF (1469/1890 Pages) Texas Instruments – Tiva Microcontroller
Tiva™ TM4C1294NCPDT Microcontroller
Table 20-23. Ethernet Register Map (continued)
Offset Name
Type
Reset
Description
0x71C EMACTARGSEC
RW
0x0000.0000 Ethernet MAC Target Time Seconds
0x720 EMACTARGNANO
RW
0x0000.0000 Ethernet MAC Target Time Nanoseconds
0x724 EMACHWORDSEC
RW
0x0000.0000 Ethernet MAC System Time-Higher Word Seconds
0x728 EMACTIMSTAT
RO
0x0000.0000 Ethernet MAC Timestamp Status
0x72C EMACPPSCTRL
RW
0x0000.0000 Ethernet MAC PPS Control
0x760 EMACPPS0INTVL
RW
0x0000.0000 Ethernet MAC PPS0 Interval
0x764 EMACPPS0WIDTH
RW
0x0000.0000 Ethernet MAC PPS0 Width
0xC00 EMACDMABUSMOD
RW
0x0002.0101 Ethernet MAC DMA Bus Mode
0xC04 EMACTXPOLLD
WO
0x0000.0000 Ethernet MAC Transmit Poll Demand
0xC08 EMACRXPOLLD
WO
0x0000.0000 Ethernet MAC Receive Poll Demand
0xC0C EMACRXDLADDR
RW
0x0000.0000 Ethernet MAC Receive Descriptor List Address
0xC10 EMACTXDLADDR
RW
0x0000.0000 Ethernet MAC Transmit Descriptor List Address
0xC14 EMACDMARIS
RW
0x0000.0000 Ethernet MAC DMA Interrupt Status
0xC18 EMACDMAOPMODE
RW
0x0000.0000 Ethernet MAC DMA Operation Mode
0xC1C EMACDMAIM
RW
0x0000.0000 Ethernet MAC DMA Interrupt Mask Register
0xC20 EMACMFBOC
RO
0x0000.0000
Ethernet MAC Missed Frame and Buffer Overflow
Counter
0xC24 EMACRXINTWDT
RW
0x0000.0000 Ethernet MAC Receive Interrupt Watchdog Timer
0xC48 EMACHOSTXDESC
R
0x0000.0000 Ethernet MAC Current Host Transmit Descriptor
0xC4C EMACHOSRXDESC
RO
0x0000.0000 Ethernet MAC Current Host Receive Descriptor
0xC50 EMACHOSTXBA
R
0x0000.0000 Ethernet MAC Current Host Transmit Buffer Address
0xC54 EMACHOSRXBA
R
0x0000.0000 Ethernet MAC Current Host Receive Buffer Address
0xFC0 EMACPP
RO
0x0000.0103 Ethernet MAC Peripheral Property Register
0xFC4 EMACPC
RW
0x0080.040E Ethernet MAC Peripheral Configuration Register
0xFC8 EMACCC
RO
0x0000.0000 Ethernet MAC Clock Configuration Register
0xFD0 EPHYRIS
RO
0x0000.0000 Ethernet PHY Raw Interrupt Status
0xFD4 EPHYIM
RW
0x0000.0000 Ethernet PHY Interrupt Mask
0xFD8 EPHYMISC
RW1C
0x0000.0000 Ethernet PHY Masked Interrupt Status and Clear
MII Management (Accessed through the EMACMIIADDR Register)
-
EPHYBMCR
RW
0x3100
Ethernet PHY Basic Mode Control - MR0
-
EPHYBMSR
RO
0x7849
Ethernet PHY Basic Mode Status - MR1
-
EPHYID1
R
0x2000
Ethernet PHY Identifier Register 1 - MR2
See
page
1544
1545
1546
1547
1548
1551
1552
1553
1557
1558
1559
1560
1561
1567
1572
1575
1576
1577
1578
1579
1580
1581
1582
1586
1587
1588
1589
1590
1592
1595
June 18, 2014
Texas Instruments-Production Data
1469