BQ40Z50 Datasheet, PDF (12/30 Pages) Texas Instruments – 1-Series, 2-Series, 3-Series, and 4-Series Li-Ion Battery Pack Manager

bq40z50
SLUSBS8 – DECEMBER 2013
www.ti.com
ADC DIGITAL FILTER
Typical values stated where T_A = 25°C and VCC = 14.4 V, Min/Max values stated where T_A = –40°C to 85°C and VCC =
2.2 V to 26 V (unless otherwise noted)
PARAMETER
Conversion time
Resolution
Effective resolution
TEST CONDITION
Single conversion
Single conversion
Single conversion
Single conversion
No missing codes
With sign, t_CONV = 31.25 ms
With sign, t_CONV = 15.63 ms
With sign, t_CONV = 7.81 ms
With sign, t_CONV = 1.95 ms
MIN
TYP
MAX
UNIT
31.25
15.63
ms
7.81
1.95
16
Bits
14
15
13
14
Bits
11
12
9
10
CHG, DSG FET DRIVE
Typical values stated where T_A = 25°C and VCC = 14.4 V, Min/Max values stated where T_A = –40°C to 85°C and VCC =
2.2 V to 26 V (unless otherwise noted)
PARAMETER
TEST CONDITION
Output voltage
ratio
Ratio_DSG = (V_DSG – V_BAT)/V_BAT, 2.2 V < V_BAT < 4.92 V,
10 MΩ between PACK and DSG
Ratio_CHG = (V_CHG – V_BAT)/V_BAT, 2.2 V < V_BAT < 4.92 V,
10 MΩ between BAT and CHG
V_(FETON)
V_(FETOFF)
t_R
t_F
Output voltage,
V_DSG(ON) = V_DSG – V_BAT, V_BAT ≥ 4.92 V, 10 MΩ between
PACK and DSG, V_BAT = 18 V
CHG and DSG on _{VCHG(ON) = VCHG – VBAT, VBAT ≥ 4.92 V, 10 MΩ between}
BAT and CHG, V_BAT = 18 V
Output voltage,
V_DSG(OFF) = V_DSG – V_PACK, 10 MΩ between PACK and
DSG
CHG and DSG off
V_CHG(OFF) = V_CHG – V_BAT, 10 MΩ between BAT and CHG
Rise time
V_DSG from 0% to 35% V_DSG(ON)(TYP), V_BAT ≥ 2.2 V, C_L =
4.7 nF between DSG and PACK, 5.1 kΩ between DSG
and C_L, 10 MΩ between PACK and DSG
V_CHG from 0% to 35% V_CHG(ON)(TYP), V_BAT ≥ 2.2 V, C_L =
4.7 nF between CHG and BAT, 5.1 kΩ between CHG
and C_L, 10 MΩ between BAT and CHG
Fall time
V_DSG from V_DSG(ON)(TYP) to 1 V, V_BAT ≥ 2.2 V, C_L = 4.7 nF
between DSG and PACK, 5.1 kΩ between DSG and C_L,
10 MΩ between PACK and DSG
V_CHG from V_CHG(ON)(TYP) to 1 V, V_BAT ≥ 2.2 V, C_L = 4.7
nF between CHG and BAT, 5.1 kΩ between CHG and
C_L, 10 MΩ between BAT and CHG
MIN
2.133
2.133
10.5
10.5
–0.4
–0.4
TYP
2.333
2.333
11.5
11.5
200
200
40
40
MAX
2.433
2.433
12
12
0.4
0.4
500
500
300
200
UNIT
—
V
V
µs
µs
PCHG FET DRIVE
Typical values stated where T_A = 25°C and VCC = 14.4 V, Min/Max values stated where T_A = –40°C to 85°C and VCC =
2.2 V to 26 V (unless otherwise noted)
PARAMETER
V_(FETON)
Output voltage,
PCHG on
V_(FETOFF)
Output voltage,
PCHG off
t_R
Rise time
TEST CONDITION
V_PCHG(ON) = VV_CC – V_PCHG, 10 MΩ between V_CC and
PCHG
V_PCHG(OFF) = VV_CC – V_PCHG, 10 MΩ between V_CC and
PCHG
V_PCHG from 10% to 90% V_{PCHG(ON)(TYP)}, VV_CC ≥ 8 V, C_L =
4.7 nF between PCHG and V_CC, 5.1 kΩ between PCHG
and C_L, 10 MΩ between V_CC and CHG
MIN
6
–0.4
TYP
MAX
UNIT
7
8
V
0.4
V
40
200
µs
12
Submit Documentation Feedback
Product Folder Links: bq40z50
Copyright © 2013, Texas Instruments Incorporated