English
Language : 

MSP430F543X_10 Datasheet, PDF (59/99 Pages) Texas Instruments – MIXED SIGNAL MICROCONTROLLER
MSP430F543x, MSP430F541x
www.ti.com
SLAS612C – AUGUST 2009 – REVISED MARCH 2010
12-Bit ADC, Power Supply and Input Range Conditions
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1)
AVCC
V(Ax)
PARAMETER
Analog supply voltage
Analog input voltage range(2)
TEST CONDITIONS
AVCC and DVCC are connected together,
AVSS and DVSS are connected together,
V(AVSS) = V(DVSS) = 0 V
All ADC12 pins: P6.0 to P6.7, P7.4 to P7.7,
P5.0, and P5.1 terminals
VCC
MIN TYP MAX UNIT
2.2
3.6 V
0
AVCC V
IADC12_A
Operating supply current into
AVCC terminal(3)
fADC12CLK = 5.0 MHz, ADC12ON = 1,
REFON = 0, SHT0 = 0, SHT1 = 0,
ADC12DIV = 0
2.2 V
3V
125 155
µA
150 220
IREF+
Operating supply current into
AVCC terminal(4)
ADC12ON = 0,
REFON = 1, REF2_5V = 1
ADC12ON = 0,
REFON = 1, REF2_5V = 0
3V
2.2 V/3 V
150 190
µA
150 180
CI
Input capacitance
Only one terminal Ax can be selected at one
time
2.2 V
20
25 pF
RI
Input MUX ON resistance
0 V ≤ VAx ≤ AVCC
10 200 1900 Ω
(1) The leakage current is specified by the digital I/O input leakage.
(2) The analog input voltage range must be within the selected reference voltage range VR+ to VR– for valid conversion results. If the
reference voltage is supplied by an external source or if the internal reference voltage is used and REFOUT = 1, then decoupling
capacitors are required. See 12-Bit ADC, External Reference and 12-Bit ADC, Built-In Reference.
(3) The internal reference supply current is not included in current consumption parameter IADC12.
(4) The internal reference current is supplied via terminal AVCC. Consumption is independent of the ADC12ON control bit, unless a
conversion is active. The REFON bit enables to settle the built-in reference before starting an A/D conversion. No external load.
12-Bit ADC, External Reference
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1)
VeREF+
VREF–/VeREF–
(VeREF+ –
VREF–/VeREF–)
IVeREF+
IVREF–/VeREF–
CVREF+/-
PARAMETER
Positive external reference voltage input
Negative external reference voltage input
Differential external reference voltage
input
Static input current
Static input current
Capacitance at VREF+/- terminal
TEST CONDITIONS
VeREF+ > VREF–/VeREF– (2)
VeREF+ > VREF–/VeREF– (3)
VeREF+ > VREF–/VeREF– (4)
0 V ≤ VeREF+ ≤ VAVCC
0 V ≤ VeREF– ≤ VAVCC
VCC
2.2 V/3 V
2.2 V/3 V
MIN TYP
1.4
0
1.4
(5)10
MAX
AVCC
1.2
UNIT
V
V
AVCC V
±1 µA
±1 µA
µF
(1) The external reference is used during conversion to charge and discharge the capacitance array. The input capacitance, Ci, is also the
dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the
recommendations on analog-source impedance to allow the charge to settle for 12-bit accuracy.
(2) The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced
accuracy requirements.
(3) The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced
accuracy requirements.
(4) The accuracy limits minimum external differential reference voltage. Lower differential reference voltage levels may be applied with
reduced accuracy requirements.
(5) Two decoupling capacitors, 10µF and 100nF, should be connected to VREF to decouple the dynamic current required for an external
reference source if it is used for the ADC12_A. See also the MSP430x5xx Family User's Guide (SLAU208).
Copyright © 2009–2010, Texas Instruments Incorporated
Submit Documentation Feedback
59