MSP430F543X_10 Datasheet, PDF (21/99 Pages) Texas Instruments – MIXED SIGNAL MICROCONTROLLER

MSP430F543x, MSP430F541x
www.ti.com
SLAS612C – AUGUST 2009 – REVISED MARCH 2010
Universal Serial Communication Interface (USCI)
The USCI modules are used for serial data communication. The USCI module supports synchronous
communication protocols such as SPI (3 or 4 pin) and I²C, and asynchronous communication protocols such as
UART, enhanced UART with automatic baudrate detection, and IrDA. Each USCI module contains two portions,
A and B.
The USCI_An module provides support for SPI (3 pin or 4 pin), UART, enhanced UART, or IrDA.
The USCI_Bn module provides support for SPI (3 pin or 4 pin) or I2C.
The MSP430F5438, MSP430F5436, and MSP430F5419 include four complete USCI modules (n = 0 to 3). The
MSP430F5437, MSP430F5435, and MSP430F5418 include two complete USCI modules (n = 0 to 1).
TA0
TA0 is a 16-bit timer/counter (Timer_A type) with five capture/compare registers. It can support multiple
capture/compares, PWM outputs, and interval timing. It also has extensive interrupt capabilities. Interrupts may
be generated from the counter on overflow conditions and from each of the capture/compare registers.
INPUT PIN NUMBER
PZ
PN
17-P1.0
17-P1.0
17-P1.0
18-P1.1
57-P8.0
17-P1.0
18-P1.1
60-P8.0
19-P1.2
58-P8.1
19-P1.2
61-P8.1
20-P1.3
59-P8.2
20-P1.3
62-P8.2
21-P1.4
60-P8.3
21-P1.4
63-P8.3
22-P1.5
61-P8.4
22-P1.5
64-P8.4
DEVICE
INPUT
SIGNAL
TA0CLK
ACLK
SMCLK
TA0CLK
TA0.0
TA0.0
DV_SS
DV_CC
TA0.1
TA0.1
DV_SS
DV_CC
TA0.2
TA0.2
DV_SS
DV_CC
TA0.3
TA0.3
DV_SS
DV_CC
TA0.4
TA0.4
DV_SS
DV_CC
Table 8. TA0 Signal Connections
MODULE
INPUT
SIGNAL
TACLK
ACLK
SMCLK
TACLK
CCI0A
CCI0B
GND
MODULE
BLOCK
Timer
CCR0
MODULE
OUTPUT
SIGNAL
NA
TA0
DEVICE
OUTPUT
SIGNAL
NA
TA0.0
V_CC
CCI1A
CCI1B
CCR1
TA1
TA0.1
GND
V_CC
CCI2A
CCI2B
CCR2
TA2
TA0.2
GND
V_CC
CCI3A
CCI3B
CCR3
TA3
TA0.3
GND
V_CC
CCI4A
CCI4B
CCR4
TA4
TA0.4
GND
V_CC
OUTPUT PIN NUMBER
PZ
PN
18-P1.1
57-P8.0
ADC12 (internal)
ADC12SHSx = {1}
18-P1.1
60-P8.0
ADC12 (internal)
ADC12SHSx = {1}
19-P1.2
58-P8.1
19-P1.2
61-P8.1
20-P1.3
59-P8.2
20-P1.3
62-P8.2
21-P1.4
60-P8.3
21-P1.4
63-P8.3
22-P1.5
61-P8.4
22-P1.5
64-P8.4
Copyright © 2009–2010, Texas Instruments Incorporated
Submit Documentation Feedback
21