CC430F613X Datasheet, PDF (4/118 Pages) Texas Instruments – MSP430 SoC with RF Core

CC430F613x
CC430F612x
CC430F513x
ECCN 5E002 TSPA - Technology / Software Publicly Available
SLAS554D – MAY 2009 – REVISED JULY 2010
CC430F613x Functional Block Diagram
XIN XOUT
(32kHz)
P1.x/P2.x P3.x/P4.x
2x8
2x8
P5.x
1x8
DMA
Controller
3 Channel
CPUXV2
incl. 16
Registers
EEM
(S: 3+1)
JTAG
Interface
Spy-Bi-
Wire
MCLK
Unified
Clock
System
ACLK
SMCLK
Comp_B
ADC12
REF
Voltage
Reference
I/O Ports
P1/P2
2x8 I/Os
PA
1x16 I/Os
I/O Ports
P3/P4
2x8 I/Os
PB
1x16 I/Os
I/O Ports
P5
1x8 I/Os
Bus
Cntrl
Logic
MAB
MAB
MDB
MDB
Flash
32kB
16kB
RAM
4kB
2kB
MDB
MAB
CRC16
SYS
Watch-
dog
Port
Mapping
Controller
MPY32
Power
Mgmt
LDO
SVM/SVS
Brownout
TA0
TA1
5 CC
3 CC
Registers Registers
RTC_A
USCI_A0
(UART,
IrDA, SPI)
USCI_B0
(SPI, I2C)
LCD_B
96
Segments
1,2,3,4
Mux
AES128
Security
En-/De-
cryption
www.ti.com
RF_XIN RF_XOUT
(26MHz)
Packet
Handler
Digital RSSI
Carrier Sense
PQI / LQI
CCA
Sub-1GHz
Radio
(CC1101)
CPU Interface
MODEM
Frequency
Synthesizer
RF/ANALOG
TX & RX
RF_P RF_N
4
Submit Documentation Feedback
Copyright © 2009–2010, Texas Instruments Incorporated