English
Language : 

CDCDLP223_07 Datasheet, PDF (3/9 Pages) Texas Instruments – 3.3 V Clock Synthesizer for DLP Systems
◁
www.ti.com
CDCDLP223
SCAS836 – DECEMBER 2006
ABSOLUTE MAXIMUM RATINGS
over operating free-air temperature range (unless otherwise noted) (1)
VDD
VI
VO
IO
Tstg
Supply voltage range
Input voltage range(2)
Output voltage range(2)
Input current (VI < 0, VI > VDD)
Continuous output current
Storage temperature range
VALUE
–0.5 to 4.6
–0.5 to VDD + 0.5
–0.5 to VDD + 0.5
±20
±17.5
–65 to 150
UNIT
V
V
V
mA
mA
°C
(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating
conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
PACKAGE THERMAL IMPEDANCE FOR TSSOP20 PACKAGE(1)
Airflow (lfm)
0
150
250
500
θJA (°C/W)
83.0
77.9
75.4
71.4
θJC (°C/W)
32
–
–
–
θJB (°C/W)
54
–
–
–
ΨJT (°C/W)
0.25
(1) The package thermal impedance is calculated in accordance with JESD 51 and JEDEC2S2P (high-k
board).
RECOMMENDED OPERATING CONDITIONS
TA Operating free-air temperature
VDD Supply voltage
VIH High level input voltage SDATA and SCLK
VIL Low level input voltage SDATA and SCLK
VIL Low level input voltage LVTTL
VI thresh Input Voltage threshold LVTTL
VIH High level input voltage LVTTL
IOH High-level output current LVTTL
IOL Low-level output current LVTTL
IOH High-level output current HCLK/HCLK
IOL Low-level output current HCLK/HCLK
tPU Power-up time for all VDDs to reach minimum specified voltage (power ramps must be
monotonic)
MIN
-40
3.0
0.7 × VDD
–0.15
2.0
0.05
NOM
3.3
1.40
MAX
85
3.6
VDD
0.3 ×
VDD
0.8
–8
8
–20
0
500
UNIT
°C
V
V
V
V
V
V
mA
mA
mA
mA
ms
RECOMMENDED CRYSTAL SPECIFICATION(1)
fxtal
ESR
Crystal input frequency (fundamental)
Effective series resistance
Pdrive
CL
Maximum power handling (drive level)
Load capacitance
(1) See DLP™ Control ASIC DDP2230 datasheet for additional requirements.
MIN NOM MAX UNIT
20
MHz
100 Ω
100
µW
20
pF
Submit Documentation Feedback
3
 ▷